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Abstract
A high-speed monolithic Josephson junction track and hold (T/H) circuit was designed,
fabricated, and tested. The circuit consists of a novel Josephson junction bridge current
switch and a superconducting hold inductor. The bridge, under the control of a common-
mode clock current, modulates a balanced, differential input current. A two-junction
Superconducting Quantum Interference Device (SQUID) in a flux-lock loop
configuration serves as the readout circuit. The T/H was fabricated at MIT Lincoln
Laboratory in the Dual-dielectric Selective Niobium Anodization Process (DSNAP) using
conservative 5 gm minimum geometry and 1000 A/cm2 critical current density. It was
designed to be tolerant to a wide range of absolute critical current density, sheet
resistance, and contact resistance rather than for optimum speed or resolution. The input
signal range of the T/H is conservatively specified at +320 gA, and the output current is
quantized in 20 gA steps, resulting in 5-bit dynamic range. Calculations and simulations
of the T/H predict a 750 MHz analog tracking and sampling bandwidths, 4.6-bit effective
dc resolution, an acquisition time of 725 ps, a 700 MS/s peak sampling rate, and an
unlimited hold time. Measurements of the fabricated T/H show that it has 900 MHz
analog tracking and sampling bandwidths, 4.5-bit effective dc resolution, and an
acquisition time of 550 ps, commensurate with a 900 MS/s peak sampling rate.
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I -Introduction
1.1 -Josephson Junction Characteristics and Models
The field of Josephson junctions is exceedingly rich, and the literature is
extensive. The Josephson junction (JJ) is also quite versatile; it finds application in a
wide variety of superconducting circuits. The purpose of this section is to summarize the
set of equations and models necessary to design and analyze the track and hold bridge
rather than to comprehensively review either the Josephson junction or superconductivity
as a whole. Several textbooks address superconductivity and the Josephson junction in
great detail (see, for example, [1] - [3]).
1.1.1 - Josephson Supercurrent
A Josephson junction consists of two superconducting electrodes separated by a
thin dielectric barrier. Through the junction can flow a superconducting current
component (a supercurrent, Is) which is well described by the fundamental Josephson
current-phase equation:
Is = I sin¢ (1.1)
where t is the phase difference between the wavefunctions describing the superelectrons
in the two superconductors, and I is the critical current of the junction. The critical
current is a function of temperature, as will be shown later, and of magnetic field.
Specifically, I can be suppressed by subjecting the junction to a magnetic field. This
magnetic field can be applied via a control current passed through a wire placed in close
proximity to the junction.
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The critical current is also a strong function of the dielectric thickness:
I,= I, expd (1.2)
where Ic,o is the extrapolated zero-barrier critical current, d is the barrier thickness, and do
- 10-10 m is a constant. The critical current of the junction also depends on the
dimensions of its electrodes. In the small-area limit, the supercurrent is nearly uniformly
distributed, and it is natural to introduce the critical current density, Jc:
J = Ic IA, A << ,2 (1.3)
where A is the area (normal to the direction of current flow) of the junction, and X,, is a
characteristic length, the Josephson penetration depth. For planar tunnel junctions such
as those used to fabricate the track and hold, the Josephson penetration depth is given by:
h/2e
J 2rgo(d +X + X2 )J c (1.4)
where h 6.626 x 10- 3 4 J.S is Planck's constant, e = 1.602 x 10-19 C is the electron
charge, ,o = 1.257 x 10-6 H/m is the permeability of free space, X, and 2 - 10- 8 m are the
magnetic penetration depths in the two superconductors, and d is again the thickness of
the dielectric.
In the small-area regime, junctions having different critical currents can be made
by simply scaling the areas of the junctions. However, the critical current in the large
area regime (A >> Xj2) saturates at a value nearly independent of the area of the junction.
The maximum achievable critical current is independent of the critical current density [1]:
12
Icrmax = KJXJ =K h2 (1.5)2rg, (d + X + L)2
where K is a constant of order unity.
1.1.2 - Josephson Voltage-Phase
The second fundamental Josephson junction equation, the voltage-phase
relationship, relates the voltage across the junction to the time rate of change of the phase:
V= =h d _o d (1.6)2e dt 2 dt
where h = h/2ir - 1.055 x 10 -3 4 J.S is the reduced Planck's constant. The flux quantum,
(DoI is an important fundamental constant given by:
Do -- 2 2.068 xpH10mAWb = 2. 068 ps * mV (1.7)
2e
Eqn. 1.6 implies that a positive dc voltage applied across a Josephson junction
will give rise to a linearly increasing phase, and hence a sinusoidally varying
supercurrent. The frequency of this oscillation is:
oy = 2c -f = Vd (1.8)
(Do
where co is the Josephson oscillation frequency and Vd, is the average voltage across the
junction. Since O- t' = 484 GHz/mV, the frequency of oscillation is generally in the
microwave range for typical junction voltages.
Eqn. 1.6 can be also be cast in another form to elucidate the relationship between
the phase and the magnetic flux, cD, in a superconducting loop. By Faraday's Law, the
integrated electric field (voltage) along a closed contour is equal to the time rate of
change of the enclosed magnetic flux (i.e., the integrated magnetic flux density, B):
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V= dD ~= B.-dA (1.9)dt
Therefore:
c=2r D(1.10)
where the constant of integration is assumed to be zero.
Eqn. 1.10 illustrates that one flux quantum threading a superconducting loop
amounts to a 21i phase difference around the loop. An important consequence of this
correlation is that the supercurrent described by Eqn. 1.1, which is 2-periodic in 0, is
also ,-periodic in . This phenomenon is useful in numerous superconducting circuits.
1.1.3 - The S State and Josephson Inductance
It is clear from the fundamental Josephson equations (Eqn. 1.1 and Eqn. 1.6), that
a constant current yields a constant phase and hence zero voltage across the junction. If
the current through the junction satisfies the constraint, I < I, it can be carried entirely as
a supercurrent, I = Is, without a voltage drop. This condition is called the superconducting
or s state. If the current varies slowly or if the variations are small, the phase velocity
also will be small, but nonzero. Eqn. 1.8 shows that a small voltage will be induced by
the time varying phase. It is appropriate to generalize the s state to include this case, and
model the induced voltage with an equivalent nonlinear reactance.
For small phase perturbations (4) around a bias point (), Eqn. 1.1 can be
expanded in a Taylor series yielding an incremental supercurrent proportional to the
incremental phase:
Is = (I cos ) (1.11)
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Using Eqn. 1.6, one finds that the incremental voltage across the junction is proportional
to the time derivative of the incremental current:
iV= LJ (0)d s (1.12)
dt
The nonlinear coefficient, Lj(O), is the Josephson inductance:
Lwe Lt jni' (1.13)
where the junction's characteristic inductance, Lc, is given by:
L - 2-D (1.14)
1.1.4 - Normal Current and the R State
A Josephson junction's supercurrent results from Cooper pairs tunneling across
the dielectric barrier. If the voltage across the junction exceeds the gap voltage, Vg, a
normal (or quasiparticle) current process becomes energetically favorable. The normal
current, IN consists of Cooper pairs which split and tunnel across the barrier as normal,
unpaired electrons. The gap voltage is related to the energy gaps in the superconducting
electrodes by:
V= A +A 2 (1.15)
where A1 and A2 are the energy gaps in the electrodes. The gap voltage is about 3 mV for
the niobium superconductors from which Josephson junctions are commonly fabricated.
The normal current is nearly ohmic for IV > Vg, and is characterized by a normal
resistance , or normal conductance, GN:
15
(1.16)VIN = =GNV
RN
The product of the critical current and the normal resistance defines the
characteristic voltage of the junction:
Vc c IRN (1.17)
The characteristic
form using the
superconductivity.
by [1]:
voltage as a function of the gap voltage can be expressed in closed
classical Bardeen, Cooper, and Schrieffer (BCS) theory of
For electrodes having similar energy gaps, this relationship is given
7C (T) A(T) ()(T)= 2 tanh = -V (T)tanh , T<T c2 e 2kBT 4 g 2kBT (1.18)
where T is the absolute temperature, Tc is the transition temperature of the
superconductor, kB 1.381 x 10-23 J/s is Boltzmann's constant, and A(T) is the
temperature-dependent energy gap. The BCS theory also yields expressions for the
temperature dependence of the energy gap. In the vicinity of T, the approximate
temperature dependence of the gap is given by [ 1]:
A(T) 3.2kBTc / - TITc (1.19)
The temperature dependence of the critical current follows from Eqn. 1.17 and Eqn. 1.18:
IC(T) = GN tanh G V(T) tanh T<Tc2 2k T 4 g 2kBT (1.20)
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The characteristic voltage, critical current, and energy gap vanish at the transition
temperature. However, below about half the transition temperature, the energy gap is
only weakly dependent on temperature and can be approximated by:
A(T) = A(0) = 1.76kBTc , T< T /2 (1.21)
where A(0) is the energy gap at absolute zero. Then, the characteristic voltage is
approximately related to the gap voltage by:
IC
Vc= V (1.22)4
On the basis of Eqn. 1.8, the characteristic frequency, co, and its associated
characteristic time constant, xc, are defined in terms of Vc:
o -- 2cf c = - - c- = N (1.23)
Using the typical values of Vc, one obtains: o c - 1 THz and xc - 0.1 ps.
Inspection of Eqn. 1.1 reveals that current in excess of the critical current, III > Ic,
cannot consist entirely of a supercurrent, Is, so the normal current must be nonzero.
However, since the normal current is ohmic, a nonzero current implies a nonzero voltage.
Therefore, the Il > Ic state is deemed the resistive or R state. The R state is also referred to
as the normal state. The R state is invariably accompanied by Josephson oscillations with
a frequency given by Eqn. 1.8.
1.1.5 - The Capacitance and the Capacitance Parameter
The components of the Josephson junction current presented so far, Is and IN, are
intrinsic to the device. In practice, the small dielectric thickness necessary for tunneling
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in a Josephson junction leads to a high geometric shunt capacitance, especially for planar
tunnel junctions. The value of this capacitance is given by the well-known expression:
C =- (1.24)d
where A and d are the area and thickness of the junction, respectively, and e is the
dielectric permittivity. The capacitance contributes a displacement current to the total
junction current:
I C dV (1.25)dt
Combined with Lj and RN, the capacitance forms a nonlinear RLC equivalent
circuit model of the Josephson junction. To describe this circuit, it is convenient to
introduce the junction RC time constant and the plasma frequency:
XN N = RNC (1.26)
1 = 2 NC
co = (1.27)
P 1C cDiC
Using the Josephson voltage-frequency relationship, Eqn. 1.8, one can also define the
plasma voltage:
V- e-op (1.28)
A Josephson junction is a highly nonlinear device whose qualitative behavior
depends strongly on whether it is dominated by its RC time constant, tN, or its L/R time
constant, xc. The dimensionless Stewart-McCumber capacitance parameter is often used
to characterize this dependence. It is given by:
18
=Nc N= (o j RcN ) = 27I,R,C (1.29)
Relatively high-capacitance Josephson junctions with 3c >> 1 are deemed underdamped.
Low-capacitance junctions with 1 c << 1 are described as overdamped. The crossover
between the two regimes occurs at Pc - 1.
The McCumber capacitance parameter, c, is a function of device geometry and
fundamental constants. However, the characteristics of a junction can be tailored by
adjusting the value of an external shunt resistor. Another capacitance parameter, Pce, can
be defined for this resistively shunted junction:
2 l~Re 2 C 2
Pce = ( ) = ( 2I C -( (1.30)
where the extrinsic normal resistance is given by:
1
RNe = GNe- RN (1.31)
RN- + h- I
where Rsh is the external shunt resistance, GNe is the total shunt conductance, and oce is
the extrinsic characteristic frequency, which is given by:
oce 2te RNe oc RNe (1.32)
W---= L RN
where the extrinsic characteristic voltage is given by:
Vce = IRNe = Vc RN (1.33)
RN
An extrinsic RC time constant can be defined similarly:
19
X Ne ( - lNe RNeC (1.34)
1.1.6 - The RSJN Model
The basic current equation for the Josephson junction contains the three current
components introduced in the preceding sections:
IJ Is + IN + I = I sin + GNV+C ddt (1.35)
A simple substitution gives the basic current equation for a shunted junction:
Ij =Is +IN + ID = , sin ) + GN,eV+ CdVdt (1.36)
In conjunction with Eqn. 1.6, this equation constitutes the resistively shunted junction
(RSJ) model of the Josephson junction. The corresponding equivalent circuit is shown in
Fig. 1.1.
The nonlinear resistively shunted junction (RSJN) model compensates for the
principal disparity between the basic RSJ model and actual Josephson junctions, the
measured voltage dependence of the junction conductance. In the latter case, the
incremental conductance below the gap voltage is usually much lower than the normal
-
C'
I
X 
U
c1
RN
K
Figure 1.1 - Josephson junction symbol and RSJ circuit model.
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conductance above the gap, especially when iP,>> 1. The RSJN model substitutes a
voltage-dependent conductance, GN(V), for the normal conductance of the RSJ model. A
simple piecewise-linear model of GN(V) facilitates hand analysis and is conducive to
computer simulations:
GN=R =G N I VI> Vg (1.37)
IVI< Vg
This model introduces one additional parameter, the subgap or leakage conductance, Go =
Ro-1. The definition of the subgap RC time constant is immediate:
to = (oj-1 = RC (1.38)
A simple substitution covers the extrinsic (or externally shunted) case where the
RSJN junction is shunted by an external resistor:
GNe, IVI>V
GNe(V) = RNe -(V) = {Goe, V (1.39)
where the extrinsic leakage conductance is given by:
Goe = Roe- = R-1 R-h' (1.40)
from which the definition of the extrinsic subgap RC time constant follows:
oe C oe= RoeC (1.41)
It is appropriate to introduce a modified capacitance parameter for the subgap
regime of the extrinsic nonlinear shunted junction:
21
Poe = ( )IR =oe 2lRoe 2 C (Ro), IVI< Vg (1.42)
The notation, Poe = P, is suitable for the special case of infinite Rsh.
1.1.7 - Junction I-V Curves
The dc I-V curve of the Josephson junction can be obtained if the basic equation
of the Josephson junction, Eqn. 1.35, is solved for the time-average voltage. The time-
average voltage is obtained using a low pass filter that suppresses the Josephson
oscillations. Thus the I-V curve is only suitable for describing phenomena that occur at
frequencies well below the Josephson oscillation frequency (i.e., for co << co). The
numerical solutions to the basic equation agree well with experimental I-V curves. There
are two limiting cases. In the first case, relatively high-capacitance Josephson junctions
with Pc >> 1 are deemed underdamped and have hysteretic I-V curves.
Fig. 1.2 shows the I-V curve of a typical underdamped junction as predicted by the
RSJN model without an external shunt resistor. As the current through the junction is
increased from zero, the junction remains in the zero-voltage s state until the critical
current is exceeded. Thereafter, the junction switches into the R state and the incremental
resistance approaches RN asymptotically. However, when the current is subsequently
reduced, the junction remains in the R state until the current has been reduced well below
I c and close to zero.
Low-capacitance junctions with Pc << 1 are described as overdamped and have
non-hysteretic I-V curves. Fig. 1.3 shows the I-V curves of such a junction as predicted
by the RSJN model (without an external shunt resistor) and the RSJ model.
Qualitatively, both the curves are similar. Once again, as the drive current is increased
from zero, the junction remains in the s state until the critical current is surpassed, beyond
which the junction switches into the R state and the incremental resistance approaches RN
asymptotically. In contrast to the underdamped junction, the overdamped junction returns
22
to the s state when the current falls below I, and the I-V curve is retraced as the current
returns to zero.
In the limit of high external shunt conductance, the I-V curve predicted by the
RSJN model approaches that given by the RSJ model. The latter model is particularly
useful for describing underdamped junctions since the I-V curve in the R state can be
expressed in closed form for P, = 0. For externally shunted junctions, one obtains [3]:
V = V ign(I)I(i/ia ) -1 I= R 2sign(I) , III> Ic (1.43)
where the sign() function has unit magnitude and returns the sign of its argument.
This equation allows the calculation of a first-order correction to the piecewise-
Ic
-Vg -Vc
R
GN
V Vg V
-Ic
Figure 1.2 - Typical dc I-V curve of an underdamped (c >> 1) Josephson junction. The curve is based
upon the RSJN model and is hysteretic.
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I
- -; -4- - - - - - -
linear model of the extrinsic incremental resistance in the R state, yielding:
I/ = II> (1.44)
This expression is even-symmetric and approaches RNe for large III, in agreement with the
actual I-V curve. For a junction biased at a fixed current, IB, the incremental resistance is
given by the equivalent expression:
1+ 8J
roe(IB) e (  ) R (1.45)
where the fractional current overdrive current, 6L, is given by:
Ic
-Vg -VC
R
R
GN
V Vg V
-Ic
Figure 1.3 - Typical dc I-V curves of an overdamped ( c << 1) Josephson junction. The solid curve is
based upon the RSJN model; the dashed curve is based upon the RSJ model. Both curves are single-valued.
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I
6 = |- _IIC (1.46)
While this expression for roe is only strictly valid for the RSJ model at Pc = 0, it gives a
fair qualitative description of the current dependence of the R-state incremental resistance
of an overdamped RSJN junction, as can be seen in Fig. 1.3.
The hysteresis of a Josephson junction's I-V curve has a direct impact on the
operation of the T/H circuit, which contains junction switches that must make R-4S
transitions while carrying a nonzero current. Fig. 1.4 shows the intermediate case, [3c on
the order of unity. The junction's I-V curve is hysteretic, but the junction returns to the s
state before the current reaches zero. The magnitude of current below which the junction
IC
IR
-Vg -VC
V c Vg
s
V
-IR
-Ic
Figure 1.4 - Typical dc I-V curve of an moderately damped (c - 1) Josephson junction. The curve is
based upon the RSJN model; it is not single-valued, but it exhibits lower hysteresis than the underdamped
case.
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I
-- 
returns to the s state is called the return current, IR. In the shunted RSJN model, the ratio
of the junction's return current to its critical current is given by [3]:
[I_ 4 4 e i I >> 1 (1.47)
where the last equality follows from Eqn. 1.42. Note that IR is inversely proportional to
Roe. Typical planar tunnel junctions have a large capacitance and are highly hysteretic. In
order to obtain a substantial IR, it is necessary to resistively shunt the junction, but the
junction does not need to be made fully non-hysteretic.
1.2 - Track and Hold Circuits
In its simplest form, a track and hold circuit (T/H) consists of an energy storage
element and a switch. Ideally, the output of the T/H equals its input when the switch is in
its track mode, but is held constant once the T/H is switched into its hold mode,
regardless of subsequent changes in the input. Typical deviations from ideality include a
nonzero dc offset between the input and output, a linear gain error, a nonlinear transfer
function, finite bandwidth, nonzero acquisition time, and output droop (finite hold time).
Semiconductor T/H's generally use a capacitor for energy storage because transistor and
diode switches with very high off-mode impedances and low leakage provide a large ratio
of hold time to sample time [4], [5]. Since superconductive switches generally have very
low off-state resistances, comparable to the normal resistance of a Josephson junction [1],
[2], semiconductor T/H topologies are not directly applicable to a superconductive
implementation. However, in a superconductive technology, the dual of a series R-C
T/H, a parallel R-L T/H, can be realized by using inductors made from wires having zero
dc resistance and Josephson junction switches with zero on-state resistance. This
combination results in an infinite hold time to sample time ratio. Furthermore, the
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extremely high switching speeds of Josephson junctions can result in switching times on
the order of 10 ps [3], [6].
The track and hold has many applications in data acquisition and data conversion
systems. A single T/H can serve as an analog memory cell, or multiple T/H cells can be
arranged in parallel to form a single-shot transient recorder. One is often used to de-
glitch a high-speed D/A converter. A high-speed T/H can be especially useful as a front
end to an analog-to-digital (A/D) converter because it defines a unique sampling instant
for the entire A/D each clock cycle and greatly reduces the slew rate of the signal seen by
the A/D.
Many semiconductor A/D architectures are prone to errors due to rapidly changing
input signals, either because the conversion process takes place over a relatively long time
(e.g., successive approximation A/D) or because of clock and signal timing skew between
physically separate parts of the converter (e.g., parallel FLASH A/D). Despite their high
speed, many superconductive A/D architectures are not immune to these problems. Like
their semiconductor counterparts, superconductive parallel FLASH A/D converters [7] -
[11], consist of order 2N nominally identical comparators that are driven by the same
input signal and clock. Delay mismatch due to the large area of a FLASH A/D, in
addition to clock skew due to nonzero clock rise time and variable clock thresholds
resulting from process variations, conspire to yield significant dispersion of effective
sampling edges across the many comparators. The high-speed linearity of an A/D is
limited by an amplitude error that is a direct result of this timing uncertainty and a
nonzero slew rate [12]. The worst-case amplitude error occurs for a high-frequency, full-
scale sine wave input at its zero-crossing. For small time errors, the amplitude error is
given by:
LB = 2 N n -fAt (1.48)
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where £LSB is the magnitude of the error in least significant bits (LSB's), N is the bit-
resolution of the A/D, f is the input frequency, and At is the total time error. In addition
to this error, a parallel FLASH converter without correction hardware may suffer as much
as a 1/2 full-scale error if the thresholds at the midpoint of its input range cross over due
to timing skew [5], [13]. A T/H minimizes this error contribution by reducing At to the
smallest possible value, limited by the phase stability of the external time base.
Superconducting comparators may also suffer from distorted switching
characteristics at high slew rates, resulting in dynamic thresholds that differ substantially
from static thresholds [8]. Also adversely affected by fast input slew rates are high-speed
superconductive wiggle (bit-parallel or periodic FLASH) A/D converters [14] - [17]. In
this architecture, the input signal is distributed by a passive binary dividing ladder and
presented to N comparators with periodic transfer characteristics. This type of A/D is
subject to less timing skew due to its significantly lower area [18]. However, at high
input slew rates, the periodic threshold curves of the comparators (especially the LSB) are
subject to distortion that degrades the linearity of the A/D [12], [19], [20]. A T/H
addresses this source of error by providing a relatively time-invariant input signal to the
A/D during its conversion interval.
It is not always best to precede an A/D with a T/H. The additional circuit area and
power that a T/H consumes make it less desirable in low-speed applications. Also, the
inclusion of a T/H complicates the system timing and reduces the fraction of a clock
period available for A/D conversion since at least the front end of the A/D converter must
latch while the T/H is still in hold mode. However, since superconducting A/Ds typically
have conversion times commensurate with the high switching speeds of Josephson
junctions [10], [12], the tradeoff of drastically reduced slew rate for reduced conversion
time that a T/H offers is generally quite advantageous.
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A number of high-speed semiconductor T/H's and sample and holds have been
reported in the literature [21], [4], [22]. Typically, these GHz-class GaAs MESFET and
silicon bipolar integrated circuits have been part of high-speed (Gs/sec), moderate-
resolution (6-bit to 8-bit) A/D conversion systems. Surprisingly, there has been little
development in superconducting T/H's. Early work on superconducting analog sampling
circuits focused on the development of circuits suitable for sampling fast, repetitive
waveforms. The first such sampler was proposed by Zappe in 1975 [23]. Fig. 1.5 shows
a simple circuit of this type and typical current waveforms. The sampler is essentially a
single Josephson junction fed by the sum of two currents - an unknown input signal
(Isig) and an adjustable bias (Ibias). The single-junction comparator switches when the
sum of the currents exceeds the critical current of the junction (I). By slowly sweeping
the bias current and observing the evolution of the switching point, the unknown
amplitude of the input can be determined at each switching time. This type of circuit
achieves time resolution on the order of 10 ps [24] due to the rapid switching response of
the junction, but it suffers from the jitter of room-temperature electronics and the inability
to sample the falling edge of a waveform.
In order to overcome these shortcomings, subsequent designs augmented the bias
with a fast pulse generated by a Josephson pulser [25], [26], [27]. Fig. 1.6 shows the
improved circuit and its mode of operation. In this scheme, the pulse (Ip) is swept across
Isig
Ibias
\ (J Vout
\J1
t
(a) (b)
Figure 1.5 - Josephson analog sampling circuit based on a single-junction current comparator. (a) Circuit
schematic. (b) Typical waveforms.
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Figure 1.6 - Improved Josephson analog sampler incorporating a Josephson pulse generator. (a) Simplified
circuit schematic. (b) Typical waveforms. In some implementations, the junction, J 1, is replaced by a more
complicated comparator circuit.
the repetitive input by a varying external delay. At each value of delay the amplitude of
the signal (Iig) can be determined by adjusting the bias (Ibias) until the sum of the input,
bias, and pulse equals the critical current of the junction (Ic). In the presence of
measurement noise the latter condition is best determined by choosing the bias so that the
average output voltage of the junction corresponds to the output voltage expected from a
50% switching probability. A sampler of this type was shown to have a 6 ps intrinsic
time resolution and exhibited 10 ps resolution on a complex, non-monotonic periodic
waveform [26].
While these superconducting samplers have displayed impressive speed, they are
severely limited by their need for a repetitive input signal. These samplers are not
suitable for use with A/D converters since they do not offer a well-defined output signal
as does a true sample and hold circuit. Another class of Josephson sampling circuits, first
suggested by Davidson in 1980 [28], [29] is capable of producing the necessary time-
invariant output sample from a rapidly changing non-repetitive input. The circuit, shown
in Fig. 1.7a, contains a switch consisting of two identical Josephson junctions (J1, J2)
with clock lines fed through identical resistors (R., R2), a common ground point between
the junctions, and two transformers (Llab, L2a, b) connected in series across the junctions.
The input signal is magnetically coupled into the circuit through the primary of the first
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transformer, and the output signal is available via the secondary of the second
transformer.
Fig. 1.7b shows the operation of the circuit for an input signal having a bandwidth
much less than that of the sampler. While the common-mode clock signal is applied
(Ick), the junctions are held in their normal state, and the differential current induced in
LIb is attenuated by the L-R high-pass filter. The magnitude of Ick is significantly larger
than the sum of the critical currents so that both junctions are sure to be in the R state. If
the input signal is in the rejection band of this filter, nearly zero current will circulate in
the secondary loop. Otherwise, the error may be significant. On the falling edge of the
clock, the junctions return to their superconducting state, retaining approximately the
same small secondary current (within the constraints of fluxoid quantization in the
superconducting loop) that represents the sampling nonlinearity error. At subsequent
times, the change in the circulating current in the loop will be proportional to the change
in input current. The principal limitation of this architecture is that the output is only
available while the input signal is forced to zero.
A T/H that is a variant of the Davidson sampler has also been proposed [8]. The
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(a) (b)
Figure 1.7 - Davidson sampling circuit for sampling non-repetitive signals. (a) Circuit schematic. (b)
Typical waveforms. The transformers are ideal and have unity current gain in this example. The circuit is
balanced (cl = Icl, Rl = R2), and the loop inductance is dominated by the secondary of the input
transformer (Lih >> L,n).
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circuit, which is depicted in Fig. 1.8a, is implemented with a hold inductor in parallel
with two series Josephson junctions (J,, J2) that are switched by a control current injected
between them (Ilk). Fig. 1.8b illustrates the operation of the circuit. In track mode, the
junctions are driven into their resistive state by the clock current, forcing the input current
to flow in the superconducting inductor. In the hold mode, the junctions are
superconducting, and changes in the input flow through the junctions. However, the
circuit is susceptible to clock feedthrough since both the signal and the clock are applied
in a single-ended fashion with respect to ground.
A true superconducting track and hold circuit with 1.2 GHz bandwidth and 34 dB
dynamic range has been demonstrated [30]. Fig. 1.9a shows the essence of the circuit,
which uses magnetic suppression of the critical current of a large sine-shaped junction
(J.) to realize a current switch that modulates the flow of current into a hold inductor (L2)
in parallel with the switch. Fig. 1.9b shows a typical threshold characteristic, Il(IIk), for
a sine-shaped junction; the non-negligible critical current at the first minimum is evident.
Unfortunately, the resolution of the device depends on the critical current at the null,
which invariably differs from zero and is dependent on the detailed shape of the junction.
Furthermore, the large dimensions needed to guarantee the accurate geometry of the
shaped junction result in high capacitance and reduced speed. Finally, the shaped-
Isig 'out
J1
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(a) (b)
Figure 1.8 - Single-ended Josephson track and hold. (a) Circuit schematic. (b) Typical waveforms. The
transformer is ideal and has unity current gain in this example. Also, clock feedthrough has been neglected.
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Figure 1.9 - Josephson track and hold using magnetic suppression of the junction critical current. (a)
Simplified circuit schematic. (b) Sine-shaped junction threshold curve.
junction T/H requires prohibitively large control currents to drive the junction into its off
state. The next chapter describes the proposed design and fabrication of a novel
Josephson T/H architecture whose performance is superior in several ways to the
superconducting T/H's demonstrated to date.
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2 - T/H Design & Simulation
2.1 - T/H Architecture
It is relatively easy to design a nearly ideal superconducting hold inductor with
zero dc resistance and low capacitance. It is more difficult to design a superconducting
switch that has wide tracking bandwidth, good hold-mode isolation, and short switching
time. Fig. 2.1 a shows the hold state of an ideal voltage T switch, consisting of two series
(inline) switches (Ss, Ss2) and a parallel (shunt) switch (Sp1). The high ON admittance of
switch S shunts to ground most of the current that passes through the finite OFF
impedance of switch Ss, and reduces the impact on the voltage held on the capacitor. The
proposed Josephson T/H bridge is essentially the current dual of the voltage T switch.
The ideal ni gate shown in Fig. 2.lb consists of two parallel switches (Sp,, SP2) and a
series switch (SSa). The high OFF impedance of switch Ssa minimizes the change in the
held current by reducing the fraction of the total voltage induced by the input across the
finite OFF admittance of switch Sp, which appears across switch Sp2 and the inductor.
In superconducting technology, Josephson junctions (JJ's) are used as switching
Vin In
 lout
(a) (b)
Figure 2.1 - (a) Ideal voltage T/H in hold mode consisting of a T switch and a capacitor. (b) Ideal current
T/H in hold mode consisting of a n switch and an inductor. In track mode all open switches are closed and
all closed switched are opened.
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elements in place of three-terminal active devices such as transistors. As mentioned in
the previous chapter, the critical current of a JJ can be suppressed by an external magnetic
field, forcing the device into its resistive state for all but a very small range of input
currents. The impedance of a JJ can also be controlled by a directly injected current,
somewhat as a voltage is used to modulate the impedance of a semiconductor diode
switch. A particularly useful feature of the Davidson sampler described in the previous
chapter is its use of a common-mode current to control the state of two parallel junctions
carrying a differential signal current. In a symmetric JJ switch, this technique allows the
switch to be controlled by directly injected currents without affecting the current in the
hold inductor. A symmetric Josephson current bridge suitable for this type of mode
control can be derived from the 7t gate shown in Fig. 2. lb by first adding a second series
switch (Ssb) across the ground terminals of the two shunt switches (Sp,, Sp2) and closing
the left and right loops. The resulting ideal circuit is shown in Fig. 2.2.
A Josephson junction implementation of the ideal double Xc gate T/H is depicted in
Fig. 2.3. Each of the four switches from Fig. 2.2 is realized with a pair of JJ's in series:
the two parallel switches (Sp,, Sp2) are implemented with the Jpla, JPlb pair and the JP2a,
JP2 b pair, respectively, and the two series switches (Ssa, Ssb) are implemented with the
JSla, Js2a and JSlb, Js2 b pairs.
By grouping the junctions and bias current sources into four nominally identical
switch cells (la, 2a, lb, and 2b), Fig. 2.4 emphasizes the regularity of the circuit, which is
'in ,out
Figure 2.2 - Ideal current T/H bridge in hold mode consisting of a double ic switch and an inductor.
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Figure 2.3 - Complete Josephson junction bridge T/H using a symmetric double -X switch. The junctions
are grouped to show the implementation of the two series and two parallel switches.
symmetric both about the horizontal plane defined the three central ground connections
and the vertical plane defined by the clock current sources. The four corners of the bridge
are formed by these basic cells, each of which consists of a series junction, a parallel
junction, and a dc bias current. The four bias currents are equal (i.e., IBla = IB2a = IBIb =
IB2b = IB). The top (or a) half of the bridge is controlled by clock current source IKa, and
the bottom (or b) half of the bridge is controlled by clock current source IKb. The two
clock signals are synchronized, unipolar, zero-offset square waves having identical
amplitudes equal to twice that of the bias current (max(IKa) = max(IKb) = IK = 2IB).
In track mode, Ia and IK b are zero. If the circuit is balanced, the common-mode
bias currents flow through their respective parallel junctions to ground (e.g., IB,,, flows
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Figure 2.4 - Complete Josephson junction bridge T/H showing the four symmetric cells.
through Jpla to ground). The amplitude of the bias current is sufficient to keep the
parallel junctions in the normal state (IB I p). Since the series junctions carry no bias
current, they remain in the superconducting state. Thus, at sufficiently low amplitudes
and frequencies, the differential input current flows through the two series switches and
the hold inductor, making Iout equal to Iin.
In hold mode, the clock currents are raised, steering the bias currents from the
parallel junctions to the series junctions. The magnitude of the clock current is sufficient
to drive the series junctions into the normal state (IK > 2 Ic,S). Deprived of their control
currents, the parallel junctions fall back into the superconducting state, allowing the input
current to flow in the input loop formed by the input current source and Sp,, (ia, Jlb),
and the output current to circulate in the hold loop formed by the hold inductor and SP2
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(JP2 a, JP2 b). The main design issues and the detailed conditions under which the
preceding simplified description is accurate are discussed in the following sections.
2.2 - Low-Speed Design Issues
2.2.1 - Input Signal Range
Although a variety of factors and circuit parameters impact the performance of the
T/H bridge, one necessary condition must be satisfied for the circuit to operate. When the
T/H switches from track mode to hold mode, it is imperative that the two parallel
junctions that comprise the hold loop (JP2a, JP2b) enter the s state before the series
junctions (Jsla, J2a, Jsla, J 2 b) enter the R state. If this condition is not met, the bridge
will be entirely resistive for a nonzero interval of time, causing the circulating current to
be partially quenched and introducing a sampling error. This problem will be mitigated
to some extent by a fast clock rise time, but a good T/H design should not have
systematic clock-edge-rate-dependent anomalies. Since the bridge is symmetric about the
three central ground terminals, it is sufficient to analyze the failure mode of only the top
half circuit.
Fig. 2.5 is a subcircuit of Fig. 2.4 showing only cell 2a and other circuit elements
relevant to the following first-order analysis. Due to the symmetry of the circuit, the total
top clock current (IKa) divides equally between cell la and cell 2a; the half controlling
cell 2a is shown as IK. For the following analysis, all of the input current is assumed to
reach node 10 (i.e., none is shunted to ground in cell la). Assuming that the bias currents
(IBla, IB2a, IBlb, IB2b) and clock currents (IKU, IKb) are positive, the worst case is a large
negative input current. The full-scale input current, IFS, is defined as the magnitude of the
largest input current that the T/H can capture accurately:
IFs -= max(III, I) (2.1)
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Figure 2.5 - Upper right switch cell (2a) of the Josephson junction bridge for analysis of the input signal
range.
Since the T/H allows bipolar inputs, the full scale input range, Irage, is twice the full scale
input current.
Conservation of current at node 12 with a negative full-scale dc input, Iin = -IFs,
gives:
IB + I(t) - Ip(t) = Iout IFS (2.2)
where the subscripts have been abbreviated to generalize the equation. In the case of
node 12, IB is the bias current (IB2a), Ip(t) is the current through the parallel junction (JP2a),
Is(t) is the current through the series junction (Js2,,), and IF, is the full-scale input current,
which is assumed to be time invariant for this analysis.
At a clock edge, the clock current, IK(t), is a unipolar, monotonically increasing
function of time with an amplitude equal to the bias current. It is given by:
IK(t) = IBWc(t) (2.3)
where the function a(t) ( < a(t) < 1, all t) describes the time dependence of the clock. In
track mode, oa(t) = 0; in hold mode, az(t) = 1. Hence, the following equations describe the
time evolution of the branch currents:
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I (t) = IB 1-(t)) - (2.4)
Is(t) = Iin - IK FS - (t)IB (2.5)
Iin Iout =-IFS (2.6)
In track mode with a low-speed input, IK(t) = O, Ip(t) = IB, and Is(t) = -IFS. When
the T/H is switched from track mode to hold mode at a sampling edge, the clock current
increases from zero, and the bias current is steered from the parallel junction to the series
junction. Since the circuit is balanced and the clock current is a common-mode signal
with respect to the inductor, the change of the clock current does not change the held
current.
At the switching time to, a(t,) = a, the magnitude of the current in the parallel
junction is just low enough to allow it to enter the s state (i.e., its return current, IRP)
while the magnitude of the current in the series junction is just below the current needed
to drive it into the R state (i.e., its critical current, I s):
IP(to) = IB(1- aO) = IRP (2.7)
-IS FS + o IB IcS (2.8)
Solving these equations for the full-scale input current yields:
FS = 2 = IRP (B - cS) IR P - IS (1+ I) (2.9)
From Eqn. 2.9, the full-scale input current of the T/H is maximized by maximizing the
return current of the parallel junction and minimizing the series junction overdrive, s.
In order to achieve the optimum performance from the T/H, a single bias current
amplitude must satisfy several constraints. The magnitude of the bias current must be
greater than the critical current of the parallel junction in order to switch the bridge into
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track mode. If the parallel junction current overdrive, (IB - IC,P), is chosen to be larger
than the full-scale input, the bias current will be sufficient to drive the parallel junctions
into the R state despite the presence of any circulating current in these junctions. This
excess current will allow the bridge to return to track mode quickly in the presence of a
nonzero input signal, and accelerate the acquisition transient. In order to switch the
bridge into hold mode, the bias current must also be at least as large as the critical current
of the series junction. However, in this case the overdrive, (IB- I, ), need not be large to
guarantee correct operation of the bridge since only one series junction in each pair must
switch to isolate the input (left) and output (right) halves of the bridge. This requirement
is easily satisfied because the signal current will always add to the clock current in one
junction of each series junction pair (Jsla and Js 2 b when Iout > 0, Jslb and Js2a when
Iout < 0). The relaxed constraint on the series junction overdrive current is fortuitous
since (IB - IC,s) subtracts directly from Irange.
In summary, the fractional overdrive currents should satisfy:
16.p -s 1 (2.10)
Ic,P
and
685s << 1 (2.11)
These conflicting requirements can be satisfied if the critical currents of the junctions are
chosen such that:
Ic,
,= 
>1 (2.12)
Ic, 
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where Syc is the critical current ratio. Thus, the main degree of freedom in setting the full-
scale input signal range is the choice of the return current of the parallel junction, IRp:
I
IF= nge IRP (2.13)
2
The development in the preceding chapter shows that the return current is a parameter of
the junction switch that can be modified by adjusting the value of a shunt resistor.
It is not necessary for the input parallel junctions (Jpa, JPIb) to enter the s state
before the series junctions (Jsla, Js2a, JSlb JS2 b) enter the R state when the T/H is switched
from track mode to hold mode. It is only necessary that they do fall back into the s state
when the clock current has reached final value. However, in order to preserve the
symmetry of the bridge and encourage the dynamic equality of clock current between the
input and output halves of the bridge, it is advantageous to resistively shunt the parallel
junctions on the input side in the same way as those on the hold side (J2a, JP2b). The
series junctions must also be resistively shunted so that they are able to make the R-S
transition when the bridge is switched into the track mode, but the return current does not
have to be large.
As the preceding calculations show, the range of input signals over which the T/H
bridge will accurately capture a sample is principally limited by the return current of the
parallel junctions. The low-frequency track-mode input range is less restricted. Since
little signal current flows in the parallel junctions in track mode, the maximum full-scale
input of either polarity is equal to the critical current of the series junctions. Similarly,
since the series junctions isolate the input loop from the hold loop in hold mode as long
as both loops are superconducting, the hold-mode input range is equal to the critical
current of the input shunt junctions.
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2.2.2 - Resolution
Unlike a semiconductor T/H, which stores a sample of the input as a nominally
constant voltage, a superconducting T/H stores a sample of the input signal as a persistent
supercurrent. In a T/H application, the advantages of the total absence of dissipation in a
superconducting hold loop are offset to some extent by the quantum effects of the loop.
In order to satisfy fluxoid quantization, the phase around a superconducting loop, such as
the hold loop formed by JP2 a, JP2 b, and L2, must equal an integer multiple of 2:
n(2i) = L2 + Op2a + qP2b (2.14)
where the phase drop across the inductor is related to its current, IL2, by Eqn. 1.9:
OL2 = L2 2TIL 2 (2.15)
and the junction phases, 4i (i = P2a or P2b), are related to their supercurrents, Is i, by Eqn.
1.1:
sin(Oi) s' (2.16)
I,i
In hold mode, the held signal current circulates in the hold loop. Thus, all of the
currents in the preceding expressions are equal. Assuming that the critical currents of the
parallel junctions are equal (IcP2, = ,P2b = I,= cp), Eqn. 2.14 can be rewritten:
n(2i) = 1iL sin(Op2a) + bP2a + P2b (2.17)
where 3L, a dimensionless inductance parameter that characterizes the loop, is given by:
43
PL = L2 = L22,2zI M(2.18)
The current, I, is then given by Eqn. 1.1.
For the low-inductance regime, L << 1, Eqn. 2.17 yields a single solution for the
current (I = 0). However, in the high-inductance regime (IL >> 1) used for the T/H, there
exist multiple stable states, nearly uniformly distributed in current. To help evaluate the
allowed values of current, Eqn. 2.14 can be cast into yet another form:
nD° = In L 2 + 2n [OP2.(In)+4P2b(In)] (2.19)
where n is an integer representing the number of stored flux quanta and In is the
corresponding current solution. Using the definition of the Josephson inductance, Eqn.
1.14, this equation can be rewritten:
Ino = In {L2+ LcI- [P2a,(in)+pP2b(In)]} (2.20)
The term in braces has the dimensions of inductance. It consists of a linear
inductor, L2, and two large-signal nonlinear inductors of the form:
Lffi = Lc - i (In) (2.21)
In
For small values of Oi (or InlI ), the sine function in Eqn. 2.16 can be linearized, giving a
principal value of the phase nearly equal to IA/cp
.
Then the effective nonlinear
inductance given by Eqn. 2.21 reduces to the characteristic Josephson inductance:
Leff ilin = Lc (2.22)
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Yet, even in the limiting case where the loop current approaches the critical current,
IInl- I p, the principal value of the phase is only /2, so the maximum large-signal
inductance is still only:
Leffilmax =-L (2.23)
2 
Note that the current solutions in the superconducting loop depend on the large-signal
effective inductances (Leff) of the junctions, given above, which assume a rather narrow
range of values. They do not depend on the incremental Josephson inductance (L), given
by Eqn. 1.13, which has a singularity at I = Ic.
Since a superconducting T/H performs quantization in addition to the
conventional signal capture function, it is appropriate to apply performance metrics
normally associated with A/D converters such as bin widths, step sizes, differential
linearity, and bit-resolution. The current step size, Istep, is the difference between
neighboring values of allowed current in the hold loop. For 3 L >> 1, the loop has a large
number of closely spaced current solutions and the nonlinear variation of Leff is weak
compared to L2. Therefore, one can evaluate Eqn. 2.20 at n and n + 1 using a single value
of Leff without introducing a large error. The difference between the resulting expressions
is:
step,n In+l Iln L 2 +Leff(In) (2.24)
The step size is largest near I, = 0:
Istep Istepmax + L (2.25)L2 +L L2(l+[3L )
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For pL >> 1, the first order estimate of bin width, Itep = JL 2 is quite accurate.
The step size nonlinearity (Alstep) measures the deviation in step size from the
ideal step size. In order to compute the nonlinearity, it is necessary to evaluate the limits
of Itep. The step size decreases as the amplitude of the loop current, IInl, is increased. The
minimum step size, which occurs near IIj = Ic,p is easily calculated, giving:
t Lep min 2 + Le,, = L2 +( /2)Lc (2.26)
If the ideal step size is taken to be that at In = 0 (i.e., the maximum step size), the step size
nonlinearity in LSB's is given by:
Al Istep,min- Istep.max (1- 7/2)L c - 1- /2 (2.27)
step, ma step, max L 2 + (;/2)L c [L + 7/2
Clearly, the maximum AIstep is much less than one LSB for large [5L . However, the above
calculation is a worst-case analysis that assumes that all current states within the limits,
IInl < Ic, are available. The nonlinearity can be reduced further by restricting the input
signal range to a subset of the allowed current states close to I = 0. For the T/H, the range
of interest is only Inl < IR,p < Ic,P, SO the preceding analysis is pessimistic.
Counting the zero current solution, there are approximately No allowed values of
current between -Ic,p and +I,, where N,, is given by:
Nm ax- = 2 +1= 2 + 1 (2.28)
In the T/H, the magnitude of the full-scale input current is limited by the return current
rather than the critical current. Therefore, using Eqn. 2.13, the approximate dynamic
range, N, of the T/H is given by:
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INr 2I2IRPi )+1 (2.29)
The best case bit-resolution of the T/H is therefore:
B =log 2(N) (2.30)
ignoring errors due to noise and component mismatches.
2.2.3 - Offset Errors and Common-Mode Rejection
Random variations in component values can cause the T/H to incur errors when
tracking or sampling an input signal well within the bandwidth of the circuit. Since the
T/H bridge takes a differential input signal and applies it differentially to the inductor, it
is immune to most common-mode device mismatches (i.e., those which are the same on
the a and b sides of the bridge). The currents induced by common-mode variations, such
as the bias current sources, interfere destructively. The T/H bridge is, however,
susceptible to differential component mismatches (i.e., asymmetries between nominally
equal components on the opposing a and b sides of the bridge). The following analysis
considers the effects of these random variations on the dc track-mode error of the T/H.
The mean voltage across the hold inductor, L2, is zero for a dc input. Therefore,
the voltages across JP2a and JP2b are equal:
Vp2a = V,2 = V22 = VP2b (2.31)
where the Vi are the node voltages shown in Fig. 2.4. When the T/H is in track mode, the
series junctions are in the s state and there is no voltage drop across these junctions.
Thus, the voltages across JPla,, and JPlb are also equal:
VPIa = V = V2J = VIb (2.32)
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The series junctions switch to the R state only after the parallel junctions have
switched to the s state and have captured the signal. As a result, mismatch between the
series junctions has little impact on the tracking or sampling error of the T/H.
Nevertheless, the critical currents of the series junctions should be closely matched so
that a minimal series junction current overdrive, §,s, is needed to ensure that all the series
junctions switch to the R state.
In order to perform a first-order analytical calculation of the mismatch error, the
real I-V curves of the parallel junctions are approximated by the zero-capacitance closed
form given by Eqn. 1.43. Furthermore, the variations of the device parameters are
assumed to be small compared to their respective nominal values. The analysis is
performed in two parts, assuming that the input signal is zero. First, the errors introduced
by the Ja,,,, JPb junction pair and their bias currents are calculated. Then, the errors
caused by the J2,,, JP2b pair and their bias currents are computed. In the latter
computation, the errors due to the Ja, JPlb pair are included as an additional,
independent perturbation of IB2a and IB2b
The following equality must be satisfied for the Ja,,,, JPb pair:
RNePIa Pl a Pa -- VPla VPb RNe,Pb plb cPlb 2 (2.33)
where the currents through the junctions, Ipla and IPb, are given by:
-I -I - +1(2.34)
IPla Bla I err,P I Pb IBib + Ierr,P (2.34)
The error current due to JPa and JPb IerrP is taken to flow in the same direction as the
input and output currents.
The bias currents for cells la and lb are written as the sum and difference of an
average bias current, IBI, and a mismatch bias current, AIBI:
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IBla IBI + IBlh = IBI (2.35)2 2
Since the mismatch, AIBI, is an algebraic quantity, the choice of which junction's bias
current it augments is arbitrary. Similarly, the parallel junction critical currents can be
written as:
IcPla = Ic PI + Ic,Pb = Ic,P 2 (2.36)2 ' ' 2
where Ic,, is the average critical current and AIc p is the critical current mismatch.
Finally, the extrinsic junction normal state resistances can be expressed as:
RNe,Pla = RNe,PI + Ne RN,Plb = RNeP P (2.37)
2 N ' 2
where RNe, p is the average extrinsic normal resistance and ARNep is the difference.
Since the errors are assumed to be small, the error due to each of these three
parameter mismatches can be evaluated separately wile assuming that the remaining two
mismatches are zero. Furthermore, terms that are quadratic and higher order in the
mismatches can be ignored to first order. A straightforward calculation yields:
Ierr,P(l B,, OO) BA1B = BI (1 + I,Pi )c,I
2 2 BI (2.38)
IBI
where 6p is the average current overdrive for the JPa,,, JPlb pair. A similar calculation
gives:
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err,PI (0, AIPI'O) Z p) =-I (1 +Ip)-1ICPI2IB1 2/Ivl
2'1 <<1
Ic,PI
A more tedious calculation reveals:
ARNe,PI I 2 c.PIerr,P)(O, N,P AR NeP) cP 2Rse.p, lB,Ne RNePI B
ANeP' <<1
RNe,P1
ARcP (1+6Si,P1)2 - I1
2 RNe Pl 1+ 81 Pl (2.40)
To first order, the total error due to JPla,,, JPIb IBa and Bibb is the sum of these
three components:
I A (A1cPl)IcPl AlNePI 'BI 2c 2
err,P 2 81 2 + RNp, I (2.41)
This analysis can be repeated for the JP2a, JP2b pair and their bias currents, with the
following substitution:
IB2a = 2IB2 +2 + err,PI ) IB2b IB  2 errP
The2 b
The total error can then be written by inspection:
(2.42)
,I = A BI _(C , PI)IC Pl
err 2 2IB
RNe P) IBI2 -Ic,P12
2 RNe,PI IBI (2.43)
+Al~B2 (AC P2)Ic P2 ARNe P2 IB1822 - cP2[ 2 2I12 2RNeP2 IB2 
where the second bracketed term is simply the contribution from JP2a, JP2b, IB2a, and IB2b-
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(2.39)
In order to derive a simpler, statistical expression for the error, the bias currents,
critical currents, and extrinsic normal resistances are taken to be independent Gaussian
random variables each characterized by a mean and standard deviation. The A quantities
in Eqn. 2.43 represent the differences between two independent random variables; the
variances of these random variables sum when the difference is taken. Thus, the
following substitutions must be made:
Ierr = Jerr
ABI) AIB2 (FIB (2.44)
(2.44)
cPI c,P2 => xOl c,P
ARNe,PI , ARNe,P22 _ 12RNe,P
where oIerr, aIB, IC,P, and aRNe, are, respectively, the standard deviations of the error
current, bias current, critical current, and extrinsic normal state resistance of the parallel
junctions. Eqn. 2.43 itself involves the sum of several independent random variables.
Again, the variances add, yielding the desired result:
Yerr cp)lcpgNeP IB 2 - Icp 2I( I) + ,P + RNp ' P (2.45)
1B RNe,P IB
where IB, Ic,P, and RNe, p are, respectively, the mean bias current, mean critical current, and
mean extrinsic normal state resistance of the parallel junctions.
The error current computed above is independent of the input signal. It is a dc
offset current which affects the value of the output current in track mode as well as any
sampled current values. A small offset is usually tolerable in most high-speed signal-
processing applications. However, if the T/H is to be used as part of a multi-point
transient recorder, the differences in offsets between the many T/H's result in an error that
must be minimized. For optimum performance, the spread of the offsets across the bank
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of T/H's should be less than 1 LSB. Thus, a transient recorder requires a higher degree of
process uniformity than a single T/H.
The Josephson junction bridge T/H is designed to accept a differential input
signal. If the circuit is perfectly balanced, a common-mode input component will cause
no change in the output current. Clearly, a common-mode input signal, IinCM, is
indistinguishable from a change in the average bias currents in cells la and lb. If the
common-mode signal is small, the preceding error analysis can be reapplied. The
common-mode error, Ierr, CM, is the difference between the error given by Eqn. 2.43 at bias
current (IBI + Iin,CM) and that at bias current IBI. The result is:
IerrCM I M 1 + Ne, << Ierr (2.46)
IBI) 21IB 2 RNep IB ]
Clearly, the common-mode error is a second-order effect for small common-mode input
signals. The common-mode gain follows immediately:
A err,CM [(ACP)ICPI +ARNe,PI B12 + I',' (2.47)
ICM ICM iB 21 2RNepI IB)
The common-mode rejection ratio (CMRR) is the ratio of the differential gain to
the common-mode gain. Since the Josephson junction bridge T/H has unity differential
gain, its CMRR is simply the inverse of its common-mode gain. The moderate CMRR of
the T/H is more than sufficient because it does not have to resolve a small differential
signal superimposed on a large common-mode signal, as do operational amplifiers in
some configurations.
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2.3 - High-Speed Design Issues
The performance of the T/H in track mode and hold mode can be evaluated to first
order using passive, linearized circuit models appropriate for each mode. In order to
synthesize these models, one should begin with expressions for the incremental
impedance, Zj, of the junction switches in the R state and s state. The incremental
impedance of a resistively shunted junction in the R state is predominantly real, Zj = Rj.
To first order, R for a resistively shunted junction is simply the extrinsic normal
resistance, RNe, given by Eqn. 1.31. A better estimate of Rj for a shunted junction that
accounts for the nonlinearity of the I-V curve for finite overdrive is roe, given by Eqn.
1.45. Below ce, the incremental impedance of a shunted junction in the s state is
reactive, with a value equal to the reactance of the Josephson inductance, L, given by
Eqn. 1.13. Since junctions in the s state (in either track mode or hold mode) will not have
to operate close to I = Ic, the additional approximation Lj Lc is adequate for the
following analyses.
2.3.1 - Track-Mode Dynamics
Fig. 2.6 shows the small-signal equivalent T/H circuit in track mode. The four
passive circuit elements in the bridge represent the total impedances of the four two-
junction switches, and are given by:
Rp = RJ,Pla + RJ,Plb Lsa = LJSla + LJ,5 2a (2.48)
RP2 = RJP 2a + RJ,P2 b Lsb = LJSlb + LJ,S52
The quantity of interest, the track-mode transfer function, is easily computed from
the circuit, giving:
ai,trck(S) o t = (2.49)
in 1 ( 1 + -2 3 )S+ 2T 3 s2 (24
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l out
Lsb
Figure 2.6 - Equivalent linear circuit for the T/H in track mode.
where
=L 2 R, '2 = L2/RP2 (2.50)
3 =Ls/RR, L =LS +LSb
In the FL >> 1 limit, L2 is dominant, and the inductances of the series junctions have a
minimal impact on isolating the conductances of the two parallel paths, so Eqn. 2.49 can
be simplified, yielding:
a itrack() (2.51)i 'track 1+(X] + 2 + 3 ) S >>Ls 1 + 'rackS
where the track-mode time constant is given by:
trac kk = track = (21;ftrack) = L2 /Rs, (2.52)
The T/H has essentially a one-pole transfer function with a corner frequency
determined by the hold inductor and the incremental resistance of one resistively shunted
parallel junction. Clearly, the technique of decreasing the shunt resistance across the
parallel junctions to raise the return current and improve the signal range has the
undesirable effect of reducing the small-signal bandwidth.
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2.3.2 - Hold-Mode Dynamics
A similar analysis can be performed in hold mode with the aid of the equivalent
circuit shown in Fig. 2.7. Again, it is convenient to define several intermediate
quantities:
Lp = LJ,PI + LJ,Plb
LP2 LJP2 b +LJP 2 b
The hold-mode transfer function is then:
ahold (S) u = CI1 + 2holdSin1 +a2l holdS
Thold = LPIIRS
a -P2
LP + L2
R = RSa + RSb
LP2 +L2(1+ LP2LP)
52 +L2
(2.55)
The T/H bridge has no dc path from input to output, so the transfer function has a
zero at the origin. The prefactor, a,, accounts for the current division in the hold loop of
the T/H bridge. In a topology such as the Davidson sampler, the overall hold-mode
transfer function is approximately equal to a, at all frequencies. The bridge topology
Rsa
lout
Rsb
Figure 2.7 - Equivalent linear circuit for the T/H in hold mode.
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Rs. = RJ Sla + RJ,s2.
RSb = RjSlb + RJS2b
(2.53)
where
(2.54)
achieves far superior hold-mode isolation at frequencies below hold-1. In the high-
frequency limit, the hold-mode transmission attains a plateau and the bridge looks like a
parallel inductive divider to first order:
aihold (S) a, LILp2/(Lp +LP LP2)p (2.56)
1SI>>Ca2&d a 2 LpLP 2 /(LPI + Lp2)+L 2 L,=Lp2=Lp Lp +2L 2
This expression is only approximately correct. Clearly, the validity of neglecting the real
part of the parallel junctions' shunt impedance must be reexamined in the cohod - Co
frequency regime. However, an exact solution is not necessary since this frequency range
is well beyond the operating bandwidth of the T/H.
2.3.3 - Acquisition Dynamics and Sampling Rate
The maximum sampling rate of the T/H is inversely related to the acquisition
time. The latter specification is the minimum track-mode pulse width that allows the T/H
to acquire a full-scale change in input current to the specified level of accuracy. In
general, the total acquisition time of a T/H consists of three terms: the switch turn-on
time, the slew-rate limited large signal acquisition time, and the linear settling time. In
practice, the switch turn-on time may be limited by the rise and fall times of the external
clock because of the extremely high intrinsic switching speed of the Josephson junctions.
In the Josephson junction bridge T/H, the switch turn-on time is the period needed
for the parallel junctions to switch from the s state to the R state and the series junctions
to switch from the R state to the s state. If the clock rise and fall times are fast enough,
the switch turn-on time will be dominated by the junction switching times. The worst-
case acquisition transient requires the current held in L2 to swing from -IFS to +IFs (or,
equivalently, from +IFS to -IFS). The parallel junctions must make s--R transitions before
the current in the inductor can begin to decay towards zero. On the other hand, the R->S
transitions of the series junctions can take place concurrently with the initial decay of the
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held current because these junctions are responsible for the admission of the new input
current rather than the dissipation of the held current. Provided the series junctions make
R-S transitions well before the held current nears zero, the acquisition transient will not
be significantly retarded. Since the parallel junction S--R switching time is in the critical
delay path and is comparable to the series junction R-S switching time, the bridge turn-
on time is given by the former:
turn-on - S-R,P (2.57)
Two processes affect the speed of the S--R switching process. Initially, the
junction experiences a turn-on delay, D, due to its supercurrent. For small overdrive, the
delay time is approximately given by [3]:
'ED xco - (2.58)
After the initial delay, the junction voltage rises to the gap voltage on the time scale of the
capacitive recharge time, R. The voltage across a current-source-driven junction with
low Go, is slew-rate limited, so the voltage trajectory is nearly linear, and zR is given by:
CV
TR = lB (2.59)
'B
If, however, Goe is large enough to steal a significant fraction of the current drive, the
voltage approaches the gap voltage exponentially on the time scale of a the extrinsic
subgap RC time constant:
R = xoe = RoeC (2.60)
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To first order, the total S->R switching time is proportional to the sum of the
aforementioned time constants:
tS,R - rls,R(TD + R) (2.61)
where 'Is R is a factor on the order of unity.
Once the bridge has turned on, it behaves as if it were in track mode. After the
slew-rate limited regime, the track-mode transfer function (Eqn. 2.49) describes the
subsequent time evolution of the acquisition transient. The analysis of this mode showed
that the T/H has approximately a first-order transfer function. The time-domain response
to a full-swing step at t = 0 is readily obtained via the inverse Laplace transform:
IL(t) = IFS 1-2 exp ( (2.62)
The maximum slope of the first-order response occurs at t = 0:
dIL 2Ies_ 2 VcdIL = 2 FS - 2IFSRJ < (2.63)
dt max,lst track L2 L2
The slew rate limit of the T/H is achieved when the two parallel junction voltages
are near the gap voltage and sum across the inductor, giving:
dIL 2 Vg 8Vc dilld| 2_ = 8V L > (2.64)
dt maxslew L2 t L 2 dt max.Ist
Since maximum slope of the first-order transient is less than the maximum achievable
slew rate of the T/H, the T/H's acquisition transient should be nearly first-order and
should display no slew rate limiting.
As a result, the time evolution of the error signal is simply:
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Ierr(t)= IFS IL (t) 2IFs expr (2.65)
Xtrack
The linear settling time, tinacq
.
to B-bit accuracy is given implicitly by:
Ierr(tin,acq) 2 B 2B 2IF s exp xtrac (2.66)
from which one obtains:
tlin,acq = B n 2 track (2.67)
Finally, the total acquisition time for the case of a fast clock rise time, trK, is:
tacq = tSR + tlin,acq = rSR(D + R )+ BIn 2T,,ck ts R > tr, (2.68)
Since the circuit time constant, track, is much longer than those associated with the
junction, xD and xR, the linear settling time dominates the total acquisition time. If, on the
other hand, the clock rise time is longer than the S--R transition time, the acquisition time
will be limited by the former:
tacq = tr,K + tlin,acq = tr,K + Bln 2track, tSR < trK (2.69)
In order for the T/H to switch to hold mode, the parallel junctions must make s-*
R transitions and the series junctions must make R-S transitions. In the fast clock limit,
the hold-mode settling time is limited by the parallel junctions, which are part of the hold
loop. The R-4S transition involves two events, the decay of the mean voltage across the
junctions and the subsequent damping of the plasma oscillations. The exponential decay
of the mean junction voltage is initiated by an instability in the R state which typically
occurs near the plasma voltage, V [3]. The process is characterized by the extrinsic
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subgap RC time constant, oe. In underdamped junctions, the plasma oscillations decay
within an exponential envelope having a time constant of 2 roe, which is long compared to
the oscillation period, cop- '. In overdamped junctions, the decay is not oscillatory and
takes place with a time constant which is the inverse of the subgap characteristic
frequency. By definition, the inverse of the characteristic frequency and the RC time
constant are comparable in the regime of interest, 3oe - 1. Therefore, the underdamped
decay time can be used, to first order. If the clock rise time is not the limiting factor, the
minimum hold time is equal to the overall R-S transition time, which is given by:
thold = tR4S T lR-SToe, tR-S > tr,K (2.70)
where rlR- s - 3. In the limit of long clock rise time, the minimum hold time is given by:
thold =trK, tRS < trK (2.71)
The maximum sampling rate is achieved if the duty cycle of the sampling clock
can be adjusted so that the track period is equal to the acquisition time and the hold time
is at its minimum. With this optimum duty cycle, the sampling rate is given by:
amp max- I: tc 1(2.72)
tsampmin tacq + t hold
In practice, a 50% duty cycle sampling clock is usually much easier to implement than the
optimum. With the constraint of equal track and hold periods, the sampling rate is
limited by the larger of the two periods:
fa-1 1
fsamp s t ap (2.73)
2 max(tcq, tol)
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In the Josephson junction bridge T/H, the acquisition time dominates, so the maximum
sampling rate is:
[2(tS R + BIn 2trac k )] , tSR > tr,K
fsamp 1 [tsamrp (2.74)
2t [2(trK + Bln 2track )] ts-R < t,K
2.3.4 - Dynamic Errors
The T/H may experience dynamic mismatch errors in addition to the quasi-static
errors discussed in earlier. These errors result from variations in the amplitude of the
clock currents and their interactions with the rest of the T/H circuit. In the actual
implementation of the T/H, the two clocks are synthesized from a single source and
therefore are almost perfectly synchronized. However, if the amplitudes of the clock
currents are unequal, the T/H will experience an error. Since the series junctions remain
superconducting until after the hold loop has closed, the clock error is similar to a bias
current error. However, this error will manifest itself only after the input current is
sampled, not in track mode. Only the fraction of the clock mismatch that occurs before
the T/H switches to hold mode affects the sampling error. Thus, the sampling error due
to a small clock mismatch is given by:
Ierrclk K IB - IRP
errclk 2 IK (2.75)
<< 1
IK
where IRP is the nominal return current of the parallel junctions, AIK = IKa - IKb is the
difference between the two clock current amplitudes, and IK = (IKa + IKb)/2 is the average
clock current amplitude.
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Component mismatch, combined with the nonzero rise time of the clock signal,
gives rise to another type of dynamic error. The following analysis evaluates this error
independently of the error sources that have already been calculated. If the return currents
of JP,2a and JP,2b are unequal and the slew rate of the clock is finite, the two junctions
cannot return to the s state simultaneously. As a result, the hold inductor will see a
nonzero voltage for a nonzero time interval. The time integral of this voltage has the
dimensions of flux. This flux injection error, Dinj, is akin to the charge injection error
experienced in semiconductor T/H circuits. To first order, its magnitude is given by:
(oinj = o Vdt Vce,PA t= Ic pR, pAt (2.76)
where Vce, p is the extrinsic characteristic voltage of the parallel junctions and the flux
injection time, At, is related to the rise time of the clock, trK, by:
At -t,K I = trK (2.77)
The current error due to flux injection, Ierrinj, is simply the ratio of the injected
flux to the hold inductance:
iin RN e ] tr K ] t RIP I
Ierrinj - L Lt rK '(l +,P) ttac (1+6, I) (2.78)
L 2 L2 (1 + 5,P ttrack (1 + 8LP)
where ttrack is the track-mode time constant. In a typical implementation of the T/H, the
clock edges should be at least as fast as the signal being sampled, so the ratio of times,
trKttrack, should be no worse than unity. Therefore, since IFs IRp, the return currents of
the parallel junctions must be matched to roughly a part in 2B, where B is the bit-accuracy
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of the T/H, to keep flux injection error on the order of 1 LSB. The dependencies of the
return current are:
IR c 1 R. (2.79)
R° oe °J ° , Roe
Clearly, the extrinsic subgap resistance, Roe, has the strongest effect on the return current.
Yet, this dependence is only inversely linear. Thus, at a given level of component
variations, the T/H is no more susceptible to flux injection error than to the other types of
errors discussed earlier.
Finally, if the amplitude of the clock current differs from twice the magnitude of
the bias current, the parallel junctions will carry a residual common-mode bias current in
hold mode. This common-mode current will limit the largest signal that the T/H can
acquire since it will consume a fraction of the total return current available to the
circulating output current. In practice, the amplitude of the clock and bias currents are
adjusted to minimize this common-mode mismatch and maximize the full-scale input of
the T/H.
2.4 - Simulation
The Josephson junction bridge T/H was simulated extensively using numerical
computer models. The simulations were designed to verify the analytical calculations of
the performance of the circuit. The calculations of the track mode and hold mode
behavior were more rigorous than the analysis of the complex switching dynamics of the
bridge. Thus, the prime focus of the simulations was the confirmation of the proper
sampling operation of the circuit. The simulations were also targeted at extracting key
specifications of the T/H: input signal range, tracking bandwidth, sampling bandwidth,
acquisition time, resolution, and signal to noise ratio.
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The simulations explored a wide range of topological modifications, speed vs.
resolution tradeoffs, and parameter variations. Only those simulations which are most
relevant to the final design are presented below. A comprehensive discussion of the
implementation of the T/H is given in the next section. A more complete process
description can be found in the next chapter.
2.4.1 - Software and Models
The JSIM (Josephson SIMulator) [31], [32] Josephson circuit simulation software
from the University of California at Berkeley was used for most of the simulations of the
T/H. It was selected because it is relatively fast and can be compiled to run on a personal
computer. JSIM is based on the SPICE family of nodal, nonlinear circuit simulators. It
supports circuits containing linear resistors, capacitors, inductors, transformers, lossless
transmission lines, independent voltage and current sources, and Josephson junctions.
JSIM only implements transient (time-domain) analysis; dc, parameter sweep, bias point,
linearized ac, and Monte Carlo analyses are not supported. Three types of independent
sources are supported: sinusoidal, piecewise linear, and pulse.
The JSIM Josephson junction model is based on an RSJN prototype with a
piecewise linear conductance. The JSIM junction model uses six main parameters, one
more than the RSJN model. Both models include the critical current (I), capacitance (C),
normal resistance (RN), subgap resistance (R,), and gap voltage (Vg). In addition, the
JSIM model specifies a nonzero gap transition voltage (AV) so that the subgap and
normal regimes of the I-V curve can be connected by a segment having finite
conductance.
With the exception of the capacitance, the values for the model parameters were
extracted from the measured I-V curves of Josephson junctions fabricated in the same
Lincoln Laboratory process as the T/H. The nominal critical current density of these
junctions is J = 1000 A/cm2. The specific capacitance was calculated from soliton
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Table 2.1 - Nominal JSIM Model Parameters of a Lincoln Laboratory Josephson Junction (J. = 1000
A/cm 2 , A = 100 km 2).
Parameter Value
Ic 1.0 mA
C 4.5 pF
RN 2.0 Q
R o 50 £Q
Vg 2.9 mV
AV 0.2 mV
resonance measurements of junctions processed at Lincoln Laboratory. Table 2.1 lists the
nominal JSIM model parameters of a 10 x 10 gm2 junction.
2.4.2 - Circuit Element Values
Since the Josephson junction bridge T/H is the first design of its type, a
conservative approach was taken to select the device sizes in the final design. Where
possible, ease of fabrication and testing were favored over optimum performance. In a
1000 A/cm2 Josephson junction process, junction critical currents on the order of 100 gA
- 1 mA can be achieved easily using conservative geometries (3 - 10 ginm). Therefore, the
T/H uses 640 gA parallel junctions and 960 RA series junctions; the critical current ratio,
?l = 3:2, is a quotient of small integers, facilitating layout. A small (- 1%) pseudo-
random dither is applied to the junction critical currents in the simulation to suppress
numerical artifacts which might otherwise arise from the rigid phase locking of identical
junctions.
The bias current is taken to be 960 gA for simulation, corresponding to 86, = 0.5
and 6, s = 0. Experimentally, the bias current must be adjusted to account for uncertainty
of the critical current. As shown earlier, 61s will be determined by the distribution of the
series junctions' critical currents. The parallel junction critical currents and current
overdrive are sufficient for full-scale inputs in the 320 gA - 640 }gA range.
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The size of the hold inductor was selected to give moderate resolution and
bandwidth. This choice simultaneously relaxes the sensitivity and noise requirements of
the low-speed test apparatus and the bandwidth requirements of the high-speed test
equipment. Thus, experiments can measure unambiguously both the resolution and speed
of the T/H. The characteristic inductance of the parallel junctions is LC = 515 fH. By
choosing L2 = 102.5 pH, the maximum current step size, given by Eqn. 2.25, is Istep = 20.0
gA. This signal level is easily resolved using the instrumentation available. With full-
scale inputs in the 320 gA - 640 gA range, roughly 5-bit to 6-bit performance is
expected. This bit-resolution is consistent with the typical on-chip parameter spreads
offered by the Josephson junction process used to fabricate the T/H.
The main degree of freedom in the T/H design is the choice of the parallel
junctions' shunt resistor, RshP. Its value influences both the input signal range and the
bandwidth. It is the independent variable in many of the simulation results presented in
the following subsections.
2.4.3 - Input Signal Range
Since yIc = 1.5, Ic s is larger than any achievable value of IR,P. Thus, the tracking
range of the T/H should not limit the full-scale input range of the T/H. Fig. 2.8 shows a
simulation of the T/H with typical parameters (Rsh,P = 0.375 Q) tracking a slow
trapezoidal input pulse having a peak amplitude of 640 gA. The offset is negligible and
the gain is nearly unity, as expected. The output current exhibits a small (< 5 gA, p-p)
ripple, which is evident when the input reaches its plateau. Although the ripple is not
unexpected, the apparent period of these oscillations is an artifact of the simulation's
output time step. In track mode, the Josephson oscillations of the parallel junctions,
which are in the R state, induce a time varying current in the hold inductor.
The lag in the output response is consistent with the finite track-mode bandwidth
of the circuit. For a first order system such as the T/H, the first error coefficient (e,),
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which measures the steady-state output lag with a ramp input, is equal to the
characteristic time of the system, in this case Xtrack. The simulation shows e1 = 220 ps; the
inferred half-power bandwidth is 725 MHz, in close agreement with the 700 MHz track-
mode bandwidth calculated using RJ, p re ,p in Eqn. 2.52.
The quasi-static input range of the T/H is determined by sampling a slow ramp
input. Fig. 2.9 shows the initial part of this type of simulation for a T/H with typical
parameters. The slew rate of the input, dlldt = 10 ,gA/ns, is equal to the maximum slew
rate of a 1.28 mA p-p sine input at 2.5 MHz. Since the T/H always has at least one
junction in the R state, the simulator's maximum time step must be commensurate with
the period of the Josephson oscillations rather than the lower speeds of the input and
clock. Consequently, the computation time of a true low-speed simulation is prohibitive.
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Figure 2.8 - Simulated tracking performance of the T/H with
shows the input signal (In) and the output signal (Out). Rsh.P =
a slow trapezoidal input signal. The figure
0.375 Q.
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Fortunately, the T/H is fast enough that, with a slow input, a 1 GS/s sampling rate
can be used to determine the quasi-static input range of the T/H. Since the ramp is slow,
the T/H can acquire the input to the required accuracy within the 675 ps track period used
for the simulation; the 275 ps hold period gives ample time for the output to settle. The
resulting 1 ns sampling period gives two samples near each of the allowed output current
steps; these steps, which are separated by about 20 AA, are clearly visible in the simulated
output. The Josephson oscillations of the parallel junctions are again evident when the
T/H is in track mode, but these oscillations are absent in hold mode, as expected.
The signals of interest for determining the input range are the output current
samples. Since the output current is relatively flat when the T/H is in hold mode, these
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Figure 2.9 - Simulated sampling performance of the T/H with a slow ramp input. The input signal (In) and
output signal (Out) are shown. The clock is shown schematically by the dashed curve at the bottom; hold
mode corresponds to a high clock level. The rise and fall times of the clock are 25 ps. Rh.P = 0.375 .
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values can be obtained by simply decimating in time the values of the output currents
produced by simulations such as that shown in Fig. 2.9. Fig. 2.10 shows the quasi-static
sampling response curve of a T/H with Rs, = 0.375 U. The values of sampled output
current were extracted from two simulations and plotted vs. the input current at the
sample time. The data in the first quadrant are taken from a simulation with a slowly
rising ramp input; the data in the third quadrant are taken from a simulation with a slowly
rising ramp input.
As was demonstrated in previous sections, the full-scale input of the T/H, IFS, is
approximately equal to the return current of the parallel junctions, IR 
.
The return current
is determined by the extrinsic subgap capacitance parameter, 3oe, which is inversely
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Figure 2.10 - Simulated quasi-static sampling response curve of the T/H (Rh, p = 0.375 LI) extracted from
samples of a slow ramp input. The output samples are shown as triangles; a unity-gain reference line is also
shown. The data are extracted from time-domain simulations with 675 ps track time, 275 ps hold time, and
25 ps clock rise and fall times.
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proportional to the extrinsic subgap resistance, Roe. To first order, the return current of an
externally shunted Josephson junction is also inversely proportional to the external shunt
resistance, RSa, since the intrinsic subgap resistance, R, is generally quite high. However,
neither IR,P nor IFS can exceed the critical current of the parallel junctions, Ic,p.
The parallel junctions in the T/H are non-hysteretic with RsA, = 0.375 Q, so IR, =
I,P The first-order calculations presented in earlier sections predict that the sampling
input range of the T/H should equal the maximum theoretical input range, -640 RA to
+640 gLA. The simulations of the T/H show that, with Iinl < 640 jiA, the T/H can attain
sampled currents no less than about -600 A and no more than about +580 gA.
Furthermore, the accuracy of the T/H degrades as the amplitude of the input signal
approaches these limits.
The disparity between the calculated and simulated performance is not
unexpected, since the former neglected the complex dynamics of the sampling process.
The details of these dynamics become more important as the magnitude of the input
signal approaches the critical current of the parallel junctions because switching transients
occurring after the series junctions have already made the S-+R transition can
momentarily push the parallel junctions into the R state, partially dissipating the held
current. Thus, the agreement between the calculation and simulation should improve as
IR,P is reduced by increasing Rsh,P.
The current samples shown in Fig. 2.10 should differ by amounts that correspond
to integer numbers of flux quanta (in this case, n.20 ,gA). Fig. 2.11 shows the distribution
of the absolute value of nonzero nearest neighbor steps, Iln+1 - InI, normalized by the
number of flux quanta in the difference. The data are extracted from the simulated quasi-
static sampling response curve. Most of the steps are clustered within a few percent of 20
pA and all of the steps are within 5% of the nominal value. Only a small part of the
variation is due to the nonlinear large-signal inductance of the parallel junctions
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calculated earlier (steP,,, = 0.003 LSB = 0.6 gA). Most of the spread results from the
pseudo-random sampling of the small hold-mode ripple of the T/H by the decimation
routine used to extract the hold-mode current samples. The ripple should not interfere
with the operation of the T/H since its rms value is much less than 1 LSB.
Fig. 2.12 shows the quasi-static sampling response curve of the same T/H with
Rsh,P increased to 0.75 2. The parallel junctions are now hysteretic (IR,PIIc,p = 0.72). As
expected, the maximum sampled signal amplitude is lower, as is the range of input
signals over which the T/H accurately samples the input. To map out the dependence of
the input range of the T/H on RshP, this type of simulation was repeated using a range of
shunt resistances.
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Figure 2.11 - Distribution of the absolute value of the normalized nearest neighbor current steps extracted
from the simulated quasi-static sampling response curve of the T/H (Rsh,IP = 0.375 n). Step values
corresponding to multiple flux quanta are normalized by the number of flux quanta; step values
corresponding to zero flux quanta are not shown.
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The maximum full-scale input, IFS, is defined as the magnitude of the largest input
signal that the T/H can sample accurately. The desired accuracy or, equivalently, the
allowable error must be stipulated in order to determine IFS from simulation. There are
numerous choices for the measure of error. The output samples can be compared either
to the input or to the best fit linear sampling response curve. Then, IFS can be defined as
half of the continuous range over which the maximum difference, average difference, or
rms difference is less than some allowable error.
Fig. 2.13 shows the calculated full-scale input of the T/H, IFs = Irangel2, as well as
several measures of IFS deduced from simulations vs. the shunt resistance of the parallel
junctions. The full-scale input is readily measured if it is demarcated by the maximum
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Figure 2.12 - Simulated quasi-static sampling response curve of the T/H (Rsh,p = 0.75 Q) extracted from
samples of a slow ramp input. The output samples are shown as triangles; a unity-gain reference line is also
shown. The data are extracted from time-domain simulations with 675 ps track time, 275 ps hold time, and
25 ps clock rise and fall times.
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deviation from the input signal, although this definition is susceptible to sporadic
aberrations in the sampling response curve. The V's in Fig. 2.13 show the maximum-
error-limited IFs, defined as half of the total range over which the absolute error is no
more than 3 LSB's (60 jgA).
It is more difficult to determine IFS if it is defined in terms of the rms deviation
from the input signal, but this definition is more robust. The A's in Fig. 2.13 show the
rms-error-limited IFS, defined as half of the total range over which the rms error is no
more than 1 LSB (20 gA). The simulation at Rsh, = 1.0 Q appears to be an aberration, as
it deviates from the otherwise monotonic decline in full-scale input with increasing Rsh p.
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Figure 2.13 - Simulated and calculated quasi-static sampling input range of the T/H as functions of parallel
junction shunt resistance. The filled triangles show the calculated maximum full-scale input current, IFS-
The V's show the simulated input signal range over which the maximum error is less than 3 LSB. The A's
show the simulated input signal range over which the rms error is less than 1 LSB. For comparison, the
squares show the simulated maximum output current.
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Nevertheless, both gauges of the simulated full-scale input are in fair agreement with each
other and with the calculation of IFE; the agreement improves with increasing Rsh,P.
2.4.4 - Tracking Bandwidth
The small-signal track-mode bandwidth of the T/H, ftrack, is another key
specification of the T/H that is directly influenced by the choice of R, p. In summary, the
hand analysis of the T/H showed that the half-power track-mode bandwidth is
proportional to the incremental normal-state resistance of the parallel junctions, R. The
two estimates of Rj for a shunted junction, Rj = RNe and Rj = roe, are linear functions of
RNe, the extrinsic normal-state resistance. Thus, ftrack is proportional to RNe. It is not
directly proportional to Rshp, the external shunt resistance of the parallel junctions,
because RN can be of the same order as R,h.
The simulations presented below are intended to confirm the predicted track-mode
bandwidth of the T/H. In a conventional circuit simulator such as SPICE, an incremental
ac sweep simulation could be used to determine the detailed small-signal frequency
response of a circuit. Because JSIM only supports time-domain simulations, which take
considerable computation time, another technique must be employed. If the track-mode
transfer function of the T/H is assumed to be first-order, its current gain at any frequency
is given by:
aitrack (f ) = o (2.80)
in, 1 +(f /track) 2
This expression is easily inverted to give:
ftrack f (2.81)
(ai track (f)) - 1
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Using Eqn. 2.81, ftrack can be computed from the simulated time-domain current
gain of the T/H at some input frequency, f. Iffis chosen such that aitrack = 2-1/2, the half-
power bandwidth is obvious, but this choice cannot be made a priori. Nevertheless, iff is
chosen close to the expected value of ftrack, Eqn. 2.81 will be least sensitive to errors in
the estimation of the current gain due to roundoff error and Josephson oscillations. By
comparing the bandwidths obtained by this technique at several different frequencies, the
original assumption of a first-order frequency response can be validated.
Fig. 2.14 shows the results of two time-domain simulations of the T/H in track
mode; one was performed with Rsh p = 0.375 Q and the other with twice the parallel shunt
resistance. The input is a 500 MHz sine with a 320 A peak amplitude. The peak
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Figure 2.14 - Simulated tracking performance of the T/H with a 640 jgA p-p, 500 MHz sinusoidal input and
two different values of parallel shunt resistor. The plot shows the input signal (In) and the output signal for
RshP = 0.375 Q2 (0.375) and for Rsh.P = 0.75 fQ (0.75).
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amplitudes of the input and output signals are much larger than the ripple on the output
current, but safely below the tracking input signal range of the T/H for either value of
Rsh, . Since JSIM does not support dc sources, the input is delayed 1 ns to allow the bias
currents (not shown) to be elevated to their desired steady-state values. The T/H shows
no unusual transient dynamics associated with the turn on of either the bias currents or the
input generator. The half-power track-mode bandwidths of the T/H, computed via Eqn.
2.79, are 748 MHz and 1.16 GHz for the 0.375 fQ and 0.750 f2 shunt resistances,
respectively. As expected, frack increases less than linearly with increasing R, p.
Fig. 2.15 shows two more time-domain simulations of the T/H with the same
circuit parameters as in Fig. 2.14, but with a 1 GHz input frequency. Again, the circuit
400
300
200
100
_o
u
0
-100
-200
-300
-400
0.0 0.5 1.0 1.5 2.0 2.5 3.0
t (ns)
Figure 2.15 - Simulated tracking performance of the T/H with a 640 gA p-p, 1 GHz sinusoidal input and
two different values of parallel shunt resistor. The plot shows the input signal (In) and the output signal for
RsA = 0.375 Q (0.375) and for Rs p = 0.75 Q (0.75).
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shows no anomalous transient behavior. The extracted half-power bandwidths are 750
MHz and 1.18 GHz for the 0.375 i and 0.750 L shunt resistances, respectively. These
values agree well with the corresponding bandwidths extracted from the 500 MHz time-
domain simulations. Additional simulations show generally good agreement between the
track-mode bandwidths extracted at various input frequencies ranging from 250 MHz to 2
GHz. These results suggest that the frequency response of the T/H is close to first-order.
Numerous simulations like those depicted in Fig. 2.14 and Fig. 2.15 were run
using a fixed input amplitude of 320 IgA, but a range of RshP values and input
frequencies. The results of these simulations are summarized in Fig. 2.16. The data
points on the simulated bandwidth curve are the averages of the simulated bandwidths
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Figure 2.16 - Simulated and calculated track-mode bandwidth of the T/H vs. parallel junction shunt
resistance. The filled triangles show the calculated bandwidth, ftrack' The empty triangles show the average
bandwidth extracted from 1 GHz and 2 GHz time-domain simulations.
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computed using 1 GHz and 2 GHz input frequencies. These frequencies span the
bandwidths that result from the range of shunt resistances shown, and the bandwidths
inferred at these input frequencies are representative of those obtained over the 250 MHz
- 2 GHz band of input frequencies. The simulated tracking bandwidth is in good
agreement with the calculated bandwidth, also shown in Fig. 2.16, which is calculated
using Eqn. 2.52 with the extrinsic normal-state resistance of the parallel junctions
approximated by RJP roe,,p. Taking RJP = RNe gives a 25% lower calculated bandwidth.
2.4.5 - Hold-Mode Isolation
The linear circuit analysis of the Josephson junction bridge T/H showed that it
should have excellent hold-mode isolation over the entire tracking bandwidth of the
circuit. Moreover, the T/H should have infinite dc isolation in hold mode since the
incremental impedance of the series signal path is resistive and the incremental
impedances of the shunt signal paths are inductive. These models are expected to be
valid for frequencies well below (Oce However, simulations of the hold-mode
performance of the T/H revealed some unexpected behavior.
Fig. 2.17 shows the bandlimited output current of the T/H with a 640 RA p-p, 1
GHz sinusoidal input current. The bandwidth of the smoothing filter is several decades
above the input frequency. The peak amplitude of the output component at 1 GHz is
about 100 nA, yielding a hold-mode current gain of 325 RIA/A. This degree of isolation is
more than sufficient, as the perturbation of the output current is 200 times less than one
LSB. In hold mode, the amplitude of the raw output current, which includes the
Josephson oscillations, is about three times larger than the filtered output.
The simulated output response at 1 GHz differs from the calculated response is
two ways; its amplitude is larger, and its phase differs by about 90° . To aid in analyzing
this disparity, Fig. 2.18 shows the gains and phases of the calculated and simulated hold-
mode transfer functions of the T/H vs. frequency. The simulated data are taken from
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time-domain simulations, such as that depicted in Fig. 2.17. The calculated curves are
based on Eqn. 2.54, but over the range of input frequencies for which the linearized
model is appropriate (well below 100 GHz), the hold-mode transfer function is well
approximated by a zero at the origin:
aihold(S) L ,T holdSi CO (<< d (Thold2.82)
On the other hand, the simulations suggest an alternative form for the hold-mode transfer
function, given by:
ai,hold_sim (S) -C l,sim (1 - xhold,imS) = -asim + asim hold,simS
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Figure 2.17 - Simulated hold-mode performance of the T/H with a 640 RA p-p, 1 GHz sinusoidal input
signal. The output current is low-pass filtered to attenuate the Josephson oscillations. Rsh P = 0.375 Q.
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This transfer function is unusual in that it consists of a right-half-plane zero and an
inversion at dc. The gain and phase curves fitted to the simulated data in 2.18 are based
on this expression with a],sim = 325 gA/A and thold sim = 18.1 ps.
The simulations show that the current admitted by the T/H in hold mode can be
attributed to a frequency-independent portion, proportional to -]sim, in parallel with a
frequency-dependent part, proportional to O1,simhold,simS. The latter component is well
described by the calculations based on the linearized hold-mode model of the T/H. Since
the alsimhold,im product (5.9 fs) and the alXhold product (8.2 fs) are comparable in
magnitude, the calculated and simulated curves are nearly coincident for o > hold sim-l 
The source of the frequency-independent part of the simulated hold-mode
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Figure 2.18 - Simulated and calculated hold-mode transfer functions of the T/H (Rsh,P = 0.375 Q). The
gain (log-log) and phase (semi-log) are plotted vs. frequency. The open and filled triangles show the
simulated gain and phase, respectively. The solid lines and broken curves show the gains and phases,
respectively, obtained by calculation (Calc) or by fitting first-order curves to the simulated data (Sim).
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isolation is not clear, however. The linearized hold-mode circuit shows no direct dc path
between the input and output of the T/H, and the sign of this term is incorrect for simple
feedthrough. It is present in sinusoidal simulations down to 10 MHz and appears as a
small step aberration in pulse simulations. Numerical error cannot be ruled out, although
the simulated hold-mode gain is independent of input signal amplitude, component
mismatches, and numerical convergence tolerances, and is only weakly dependent on the
current overdrive of the series and parallel junctions. The JSIM junction model, because
of the discontinuous conductance which results from the non-physical piecewise-linear
I-V curve, is also suspect.
Examination on a fast time scale of the raw simulation data used to create Fig.
2.17 shows that the fast Josephson oscillations are amplitude-modulated by the slower, 1
GHz input current. The junctions in the bridge may in fact allow parametric modulation
of the output current by a complex nonlinear mechanism that cannot be described by the
simple linear circuit model. If the input current modulates a process that takes place at a
fixed frequency on the order of the Josephson oscillation frequency, the frequency-
independent part of the hold-mode isolation might be attributed to the higher transmission
of the bridge in that frequency range. However, further study of this phenomenon is not
warranted since the simulated low-frequency coupling between input and output is very
weak.
2.4.6 - Acquisition Dynamics and Sampling Rate
The acquisition time of a T/H is intimately related to its maximum sampling rate.
As shown earlier, the acquisition time of the Josephson junction bridge T/H is dominated
by the linear settling time, so its acquisition time should be closely related to its tracking
bandwidth as well.
Fig. 2.19 shows the transient response of a typical Josephson junction bridge T/H
(Rsh, = 0.5 Q), initially holding a +320 gA output current, as it switches from hold mode
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Figure 2.19 - Simulated +320 pA to -320 gA acquisition transient of the T/H. The clock, which has a rise
time of 5 ps, switches from hold mode to track mode at 0.5 ns. Rsh,P = 0.5 Q.
to track mode while a -320 ,gA dc current is applied to its input. The resulting -640 gA
swing corresponds to the negative of the full-scale input range of a T/H designed to have
5-bit resolution, since the LSB size is 20 gA. Once again, small oscillations in the output
current are visible. The 5-ps clock used for the simulation is extremely fast by
semiconductor standards, but it still affects the bridge turn-on time because its rise time is
comparable to ts.R = 4 ps. The bridge turn-on time, which is approximately equal to the
delay from the start of the clock transition to the time the output slew rate reaches its
maximum value, is under 8 ps. The linear acquisition transient is first-order, as expected,
with a 90% to 10% fall time of 500 ps; the output settles to within 1 LSB of final value in
about 630 ps. Since the bridge is symmetric, the 10% to 90% rise time is also 395 ps.
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In order to compare the simulated acquisition dynamics to the calculated
dynamics, it is useful define the acquisition bandwidth in terms of the 10% to 90% linear
acquisition rise time:
In 9 2.2
(iacq = 2 f,,cq -n 2.2 (2.84)
r,acy r,acy
The acquisition rise time, r,acq, can be determined from a time-domain simulation of the
T/H, as above, or deduced experimentally. The theoretical acquisition rise time for a
first-order system is easily calculated, giving:
tr,acq = (n 9 )track = 2.2track (2.85)
In the ideal first-order case, the acquisition bandwidth is equal to the half-power tracking
bandwidth. In general, the acquisition bandwidth is a good estimate of the tracking
bandwidth if the acquisition transient is predominantly linear first-order or linear second-
order.
Fig. 2.20 shows the simulated acquisition bandwidth of the T/H for numerous
values of Rsh,; the calculated acquisition bandwidth, which is the same as the tracking
bandwidth, is shown for comparison. The output swing was kept constant at 640 AA for
all simulations, even though Irange might be greater for small values of Rsh,P. All of the
simulated acquisition transients were well behaved and first-order. The simulated
acquisition bandwidth is in good agreement with the calculated acquisition bandwidth,
also shown in Fig. 2.20, which is calculated with the extrinsic normal-state resistance of
the parallel junctions approximated by RJP roe P.
Fig. 2.21 shows the simulated and calculated acquisition times as well as the
simulated and calculated maximum sampling rates. Since all of the simulations whose
data contributed to Fig. 2.21 were conducted with the same 640 pA output swing, the
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acquisition times represent settling to 5-bit accuracy. Once again, the agreement between
the simulations and calculations is good. The sampling rate shown in Fig. 2.21 is the
worst case imposed by a 50% clock duty cycle. Since the bridge turn-on and hold-mode
settling times are very short compared to the linear acquisition time, the best-case
sampling rate is nearly a factor of two better than the sampling rate indicated in Fig. 2.21
if the clock rise time is sufficiently short.
2.4.7 - Sampling Bandwidth and Effective Bit-Resolution
The preceding simulations have demonstrated the basic functionality of the T/H
and have revealed most of its key specifications. The following simulations are most
similar to the actual type of application for which the T/H is intended - high-speed
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Figure 2.20 - Simulated and calculated acquisition bandwidths of the T/H vs. parallel junction shunt
resistance. The filled triangles show the calculated acquisition bandwidth, facqcalc = ftrack- The empty
triangles show the acquisition bandwidth extracted from time-domain simulations with a 5-ps clock rise
time.
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sampling of a fast input signal. To facilitate the direct comparison of the last few key
specifications of the T/H over a range of Rsh, values, a 640 igA peak-to-peak sine is
selected as the largest input signal applied to the T/H. Although for small values of Rh p
the T/H might otherwise achieve a higher input signal range and a wider dynamic range,
this choice of input signal amplitude limits the maximum dynamic range to 5 bits for all
choices of shunt resistance.
Fig. 2.22 shows the results of a beat-frequency simulation performed on the T/H
with Rs,P = 0.375 Q2. By choosing super Nyquist sampling, where the sampling rate is
less than twice the input frequency, frequencies beyond the half-power bandwidth of the
T/H can be used without requiring the track time to be less than the acquisition time.
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Figure 2.21 - Simulated and calculated acquisition times and sampling rates of the T/H vs. parallel junction
shunt resistance. The triangles show the total acquisition time to less than 1 LSB (20 gA) error with a 640
gA change in held current and a 5 ps clock rise time. The squares show the resulting maximum sampling
rate, assuming the worst case of 50% sampling clock duty cycle.
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Figure 2.22 - Simulated beat-frequency sampling performance of the T/H (Rsh,P = 0.375 Q2) with a 1 GHz,
640 !xA p-p, sinusoidal input. The output samples are shown as triangles; the solid curve is an offset sine,
fitted to the sampled data so as to minimize the rms error. The data are extracted from time-domain
simulations with 1389 ps track time, 581 ps hold time, and 25 ps clock rise and fall times. The total
sampling period is 2.02 ns, corresponding to an approximate sampling rate of 495 MS/s.
Although aliasing is deliberately exploited by the super Nyquist technique, it is not
detrimental because the spectrum of the input is narrow. The sampling period, 2.02 ns,
differs from the closest integer number of periods of the input sine, 2 ns, by 20 ps, so
samples taken on successive clock cycles are equivalent to samples taken at 20 ps
intervals along one period of the repetitive input signal. These samples are plotted vs. the
equivalent time in Fig. 2.22.
A 1 GHz sine, also shown in Fig. 2.22, is numerically fit to the samples using an
algorithm that minimizes the least-square error by choosing values for three free
parameters - phase, amplitude, and dc offset. The value of the phase is unimportant, but
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the dc offset is less than 1/8 LSB. The amplitude of the fitted sine is considerably less
than that of the input signal because the input frequency exceeds the half-power
bandwidth of the T/H.
The input signal used for the simulation in Fig. 2.22 is about half the full-scale
input, IFs, of the T/H with Rsh,P = 0.375 . The quasi-static sampling curve, Fig. 2.10,
predicts that the T/H can accurately sample input currents whose amplitudes are restricted
to this range. As expected, Fig. 2.22 shows that the samples generally lie within 1 LSB of
the fitted curve, approaching the theoretical quantization noise limit. Assuming that the
magnitude of the quantization error is a random variable whose distribution is uniform
from 0 to 1 LSB, the rms quantization noise of an ideal N-bit quantizer is given by:
QNrms= q (2.86)
where q is the size of 1 LSB, 20 gA in this case. The T/H is a non-ideal quantizer, so its
total rms sampling error includes sampling errors due to the imperfect operation of the
circuit (e.g. nonlinearity and missing codes) in addition to the fundamental quantization
noise. The total rms error for the simulation shown in Fig. 2.22 is 6.71 RA, compared to
the best-case quantization noise limit of 5.77 gA.
Fig. 2.23 shows the results of a 1 GHz, 495 MS/s beat-frequency simulation
performed on the T/H with a larger parallel junction shunt resistance, RshP = 1.125 Q.
The increase in Rsh, yields a higher half-power tracking bandwidth, and hence a larger
output signal. However, the rms sampling error also increases, particularly near the peaks
of the sine wave, since the increase in Rsh, brings with it an undesirable decrease in IFs.
The total rms error for this simulation is 14.3 gA.
The sampling half-power bandwidth, fsamp, of the T/H is the frequency at which
the fundamental component of the output power (i.e., the power of the best-fit sine) falls
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to half of its value for low-frequency inputs. It is again convenient to exploit the first-
order frequency response of the T/H and employ Eqn. 2.81 to determine fsamp in the same
fashion as it was used to obtain f,rak from a small number of time-domain simulations.
Fig. 2.24 shows the simulated half-power sampling bandwidth and the calculated
sampling bandwidth, which is the same as the tracking bandwidth, vs. Rh, . Once again,
the tracking bandwidth is calculated using the extrinsic normal-state resistance of the
parallel junctions approximated by Rj, roe,,,p. All simulations were conducted using a
320 IgA peak, 2 GHz sine input. The input frequency was chosen to be relatively high in
order to reduce the amplitude of the output current, thereby mitigating the large-signal
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Figure 2.23 - Simulated beat-frequency sampling performance of the T/H (Rsh,P = 1.125 2Q) with a 1 GHz,
640 A p-p, sinusoidal input. The output samples are shown as triangles; the solid curve is an offset sine,
fitted to the sampled data so as to minimize the rms error. The data are extracted from time-domain
simulations with 1389 ps track time, 581 ps hold time, and 25 ps clock rise and fall times. The total
sampling period is 2.02 ns, corresponding to an approximate sampling rate of 495 MS/s.
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gain-compression effects that result from the reduced input range observed at large values
of RshP. The agreement between theory and simulation is better than 10% over most of
the range of Rh,p.
The effective resolution, in bits, is the second key specification of the T/H that can
be assessed using beat-frequency simulations. The effective bit-resolution is a function of
Rsh,p, which affects both the signal range and the sampling error. Fixing the maximum
attainable resolution of the T/H at 5 bits in the simulations by limiting the full-scale input
current to 320 gA moderates the impact of the signal range reduction, but leads to a more
insightful comparison between T/H's having differing values of Rsh . The input
frequency also influences the number of effective bits since it affects the amplitude of the
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Figure 2.24 - Simulated and calculated sampling bandwidth of the T/H vs. parallel junction shunt
resistance. The filled triangles show the calculated sampling bandwidth, fsamp = track' The empty triangles
show the sampling bandwidth extracted from time-domain simulations with a 2 GHz input frequency and
498 MS/s sampling rate (1382 ps track time, 578 ps hold time, and 25 ps clock rise and fall times).
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output, and hence the number of available codes. Dynamic errors may also become more
pronounced at high input frequencies.
The rms value of a full-scale sine wave input signal is given by:
S .- IFS Irange 2N q(2.87)
where N is the bit-resolution and q is the weight of the LSB, as before. The best signal-
to-noise ratio, attained when a full-scale sine is applied to an ideal N-bit quantizer (i.e.,
one that exhibits only quantization noise), is given by the well-known expression:
2 N
SNRidea, = (6.02N+1. 76)dB (2.88)
The actual SNR of a real quantizer with finite bandwidth will be lower than SNRideal'
because the actual noise will be larger than the ideal quantization noise and the output
signal may be lower than full-scale. The effective number of bits (ENOB) is computed in
terms of the observed SNR by solving Eqn. 2.88 for N, giving:
ENOB SNR - 1. 76dB (2.89)
6.02dB
where the SNR is expressed in dB.
Fig. 2.25 shows the simulated SNR and ENOB of the T/H vs. frequency for several
values of Rsh,P, as well as the curves for an ideal 5-bit quantizer preceded by ideal first-
order low-pass filters having either 500 MHz or 1 GHz half-power bandwidths. The
signal-to-noise ratio of an ideal quantizer with finite bandwidth should decrease by about
6.02 dB per octave of frequency well beyond the half-power bandwidth, and its effective
bit-resolution should decrease by one bit per octave. Both of these effects are
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manifestations of the reduced signal power beyond the comer frequency (and constant
quantization noise). Although by no means ideal, the T/H with Rh p = 0.375 , which
has a half-power bandwidth of about 0.7 GHz, follows the expected trend. However, the
SNR and ENOB of the other two T/H's shown in Fig. 2.25 are roughly independent of
frequency. In these cases, the decreasing signal amplitude at higher input frequencies
also reduces the sampling distortion due to the limited input signal range of the T/H with
large Rsh,P.
In order to quantify the effective resolution of the T/H at low input frequencies for
a range of RshP values, the simulated quasi-static sampling response curves, such as those
depicted in Fig. 2.10 and Fig. 2.12, were analyzed again. In each case, a straight line was
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Figure 2.25 - Simulated SNR and ENOB of the T/H vs. frequency. The A's represent the data for Rsh P =
0.375 L, theV's show the data for Rsh p = 0.750 L, and the squares show the data for Rshp = 1.125 L. The
two broken curves, labeled Ideal 1 GHz and Ideal 0.5 GHz, are the SNR and ENOB of ideal 5-bit quantizers
preceded by first-order low-pass filters having half-power bandwidths of 500 MHz and 1 GHz, respectively.
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fitted to the sampled data over the limited -320 A to +320 RA range. The fitting
algorithm sought the minimum rms error by adjusting the gain and offset of the straight
line.
Fig. 2.26 shows the simulated rms quasi-static sampling error of the T/H vs. RhP,,
obtained by the aforementioned method. The deviation of the best-fit gains from unity
was 1.8% at Rsh,p = 0.375 Q, less than 3.5% for RshP < 1 2, and less than 8% for all
values of Rsh . The figure also shows three horizontal reference lines representing the
rms quantization noise limits, QNr,., at 3-bit, 4-bit, and 5-bit resolutions, assuming a 640
!gA full-scale input range. The theoretical quantization noise, given by Eqn. 2.86, is 5.77
gA rms at 5-bit resolution and doubles with every lost bit of resolution. The ENOB can
20.0
15.0
03
Is
.c 10.0
I3.
E
co,
en
5.0
0.0
0.250 0.375 0.500 0.625 0.750
Shunt R (Ohms)
0.875 1.000 1.125 1.250
Figure 2.26 - Simulated rms quasi-static sampling error of the T/H vs. Rsh,P. The simulated data is taken
from time-domain simulations with slow ramp inputs and a clock with a 675 ps track time, 275 ps hold time,
and 25 ps rise and fall times. Also shown are the quantization noise limits for Irange = 640 pgA at 3-bit, 4-
bit, and 5-bit resolutions.
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be expressed in terms of the rms sampling error as:
ENOB = N- log 2 Nrms (2.90)
where N is the ideal bit-resolution of the T/H, SNr is the actual rms sampling noise, and
QNr is the theoretical quantization noise at N-bit resolution. The low-frequency ENOB
of the T/H, computed using Eqn. 2.90, is as high as 4.6 bits for Rh, p = 0.375 Q, and is
between 4 bits and 5 bits for RsP 1 . For larger values of parallel junction shunt
resistance, the ENOB falls off because of the shrinking Irange and increasing large-signal
distortion. These results concur with the ENOB vs. frequency results presented in Fig.
2.25.
2.5 - Target Specifications
As mentioned in the previous section, a very cautious design philosophy was
adopted in choosing the component values in implementation of the T/H because the
Josephson junction bridge T/H is the first circuit of its type. Another factor that
influenced this philosophy is the relatively wide uncertainty of the key process
specifications, especially the critical current and the contact resistance of the resistors
(i.e., that due to the metallurgical contact between the normal metal resistors and its
superconducting leads). Moreover, a conservative design, which maximizes neither
speed nor resolution, facilitates testing as well as fabrication.
Fig. 2.27 shows the complete implementation of the Josephson junction bridge
T/H. All of the junctions are shunted by external resistors. This circuit, rather than one
containing ideal current sources, was actually used for all of the simulations of the
preceding section. The bias, clock, and input current sources are implemented using
voltage sources and resistors. The two clock currents, IKa and IKb, are generated from a
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single clock voltage, VK, to guarantee their synchronization. Due to the low impedance
levels of the shunted junctions, the clock resistors, RKa = RKb = 100 , can be selected to
match the 50 Q clock transmission line and still act as relatively high-impedance current
sources. The input to the T/H is composed of two complementary voltage sources rather
than a floating current source. The input resistors, Rina = Rinb = 50 Q, are also large
compared to the junction impedances. The four bias currents are also implemented as
resistors (RBla, RB2a, RBIb, RB2b) in series with voltage sources (VBa, VBb). Although the
bias currents are nominally equal, using two voltage sources allows one to null the dc
offset of the T/H.
It is clear from the simulations and calculations of the preceding sections that the
shunt resistance of the parallel junctions, Rs,, , is the most important degree of freedom in
,out
Figure 2.27 - Complete implementation of the Josephson junction bridge T/H. Current sources are
implemented as resistors and voltage sources; the input is implemented as two sources.
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the implementation of the T/H. Lower values of Rsh,P favor a wider input signal range at
the expense of speed, while higher values yield higher speed in exchange for reduced
signal range and poorer output signal fidelity. While Irage depends only on the square
root of the critical current and the capacitance of the parallel junctions, it depends almost
linearly on Rsh,.
Unfortunately, even the largest value of Rsh, for which the T/H was extensively
simulated, 1.25 , requires a resistor with a sub-square aspect ratio. The shunt resistors
must be made as short as possible in order to achieve such small resistances with a
minimum of parasitic capacitance and wiring inductance. Unfortunately, the resistance
variation, as a fraction of the total resistance, due to any fixed bias between the drawn
length of the resistor and its actual length, increases as the resistor is made shorter. In
addition, the fractional contribution of the contact resistance, which can be modeled to
first order as an excess in the effective length of the resistor, also grows as the resistor
becomes shorter. Furthermore, the resistors in the Lincoln process were not well
characterized in the sub-square regime at the time of the design.
Consequently, the nominal value of Rshp was chosen to be the smallest value
studied in the simulations of the T/H, 0.375 Q. This choice results in an input signal
range, Irange, that exceeds 640 gA at the target critical current density and better than 4
effective bits of resolution at low frequency, even if the shunt resistors are more than two
times larger than the nominal value. The layout of the hold inductor, L2, is similar to an
earlier design whose inductance is well known, and its value is relatively large compared
to the anticipated parasitic inductances. Therefore, the actual value of L2, and
consequently the value of the step size, Istep, should be close to the target values. The
extra available input signal range above 640 gA allows the T/H to achieve nominal 5-bit
resolution even if the critical current falls below its target value of Jc = 1000 A/cm2. By
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Table 2.2 - Nominal Josephson Junction Bridge T/H Component Values
Parameter Value Parameter Value
Ic,P 640 gA Ics 960 gA
IB 960 gA IK, IKb 1.92 mA
Rsh,P 375 mQ Rsh S 625 mQ
RB 100 RKa, RKb 100 
Rina, Rinb 50 n L2 102.5 pH
heavily shunting the parallel junctions, the T/H will also be tolerant to parasitic
capacitance which could further reduce Irange by increasing Poe of the parallel junctions.
Table 2.2 summarizes the nominal component values of the final Josephson
junction bridge T/H design. The bias current, IB, is trimmed at the time of test to barely
exceed the largest of the series junction critical currents, Ics, The bias, clock, and input
resistances do not include the source impedances of the external voltage sources. Since
these resistors are much longer than they are wide, the contact resistance is negligible.
The total hold inductance, L2, includes the parasitic inductance and the inductance of the
readout circuit's transformer primary.
Table 2.3 lists the important calculated and simulated specifications of the T/H
obtained at the nominal critical current, shunt resistance, and hold inductance. The T/H is
specified for operation over an input signal range extending from -320 ,uA - +320 [xA,
although the maximum full-scale input allows a much wider range (at the expense of
increased sampling errors). The extrinsic normal-state resistance of the parallel junctions
is taken to be RJ, p roe, p to obtain the calculated bandwidths. The maximum sampling
rate is computed assuming a 50% clock duty cycle. With the exception of the hold-mode
isolation, the simulations agree well with the calculations.
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Table 2.3 - Nominal Calculated and Simulated Performance of the Josephson Junction Bridge T/H
Parameter
Maximum full-scale input current
Operating input current range
Current step size (LSB weight)
Nominal resolution
Effective dc resolution
Tracking half-power bandwidth
Tracking error coefficient
Acquisition time (5-bits)
Maximum sampling rate (5-bits)
Sampling half-power bandwidth
Effective resolution (1 GHz)
Hold time
Hold-mode gain (1 GHz)
Calculated Value
IFS = 640 gA
-320 !.A - +320 pA
Istep = 20.0 A
N = 5 bits
ENOB (dc) = 5.0 bits
ftrack = 700 MHz
e, = 227 ps
790 ps
633 MS/s
fsamp = 700 MHz
ENOB = 4.2 bits
00
ai,hold= 52 A/A
Simulated Value
IFs = 585 IA
-320 gA - +320 !xA
Istep = 20.0 gA
N = 5 bits
ENOB (dc) = 4.6 bits
ftrack = 750 MHz
e, = 220 ps
725 ps
690 MS/s
fsamp = 785 MHz
ENOB = 4.1 bits
00
ai h d = -325 A/A
2.6 - Readout
The T/H provides an output signal in the form of a current in a large hold
inductor. To couple to the next stage of superconducting electronics, a small transformer
is inserted in series with the hold inductor. In a high-speed application, the secondary of
the transformer could be tied to the input of an A/D converter, current comparator, or
other signal processing subsystem. However, for the purpose of validating the operation
of the T/H, the secondary of the readout transformer forms part of the loop inductance of
a dc Superconducting Quantum Interference Device (SQUID), a highly sensitive detector
of magnetic flux. In order to obtain the desired high accuracy (at the expense of speed),
the SQUID is configured in a flux-locked loop [33].
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Fig. 2.28 shows a symmetric dc SQUID with the inputs and outputs needed for its
incorporation into a flux-locked loop. The SQUID consists of two Josephson junctions
(J, J1 2) with equal critical currents (I = Ic12) and some loop inductance, Lo100 = Llb +
L12 a. A bias current (Ibias) delivered by a resistor (Rbias) drives the SQUID at the midpoint
of the loop inductance so that Lllb = Lj 2a. The output voltage is monitored at the same
point. Magnetic flux is coupled into the loop via the two mutual inductances (M,,, M12 ).
The total flux, 'D, is given by the sum:
I) = TIH + ext = Mlou,, + M2Iex (2.91)
where Trm is the flux from the T/H applied via M,,, pext is the external flux applied via
M 12, Iout is the output current of the T/H, and Iext is the current supplied by the external
electronics. The external flux is supplied by the sum of three external currents, and is
given by:
(2.92)(ext- (jb + (B + ac -M2Iext = M2(n, + I4 B + IaC )
where I1,fb is a dc feedback current and ctI is the associated feedback flux, I B is a dc
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Figure 2.28 - Schematic of the dc SQUID that serves as the readout circuit of the T/H.
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current which supports the dc flux bias, (DB, and Iac is a small sinusoidal current at
frequency f,ac which generates the ac drive flux, Dac
As a result of the quantum interference in the loop, the total critical current of the
SQUID, Ic, is a periodic function of the magnetic flux; its period is exactly (Do. When D
= n o0, where n is an integer, Ic(D) reaches its maximum value, which is simply the sum
of the critical currents of the two junctions:
ICImax Icll + Ic12 (2.93)
For a symmetric SQUID, the minima of Ic((I) lie midway between the maxima. The
depth of modulation, AIc = IcIma - IdCmin, measures the extent to which the critical current
of the SQUID can be modulated by the external flux. The fractional depth of modulation,
A lIc l,,, decreases smoothly from unity and approaches a limiting value of zero as the
SQUID's loop inductance is increased from zero. On the other hand, the absolute depth
of modulation, MAc, is a monotonically increasing function of Ic. The universal depth of
modulation curve, which is determined numerically, increases from 0 to an asymptotic
value of (I/LIoop as a function of the SQUID's inductance parameter, L = 27CL1,ooIc/( 0o .
In the vicinity of 5L 27, the depth of modulation is approximately given by [1]:
c = ( (2.94)
2Ltoo
The Josephson junctions must have non-hysteretic I-V curves for proper operation
of the dc SQUID; in most tunnel junction processes external shunt resistors are required.
Fig. 2.29a shows the typical variation of critical current as a function of . Fig. 2.29b
shows the resulting time-average I-V curves at the extremes of modulation. The
separation of the curves is due to the ac Josephson oscillation current circulating in the
loop. The I-V curves merge near the dc voltage at which this current begins to be
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Figure 2.29 - Modulation of the dc SQUID's critical current and I-V curve by a magnetic flux. (a) Critical
current vs. flux. (b) I-V curves. This figure, from [33], illustrates the maximum modulation.
attenuated; this voltage is that at which coj approaches the corner frequency of the loop
impedance [33]:
Vmerge i 1Lo (2.95)
where roe is the extrinsic small-signal resistance of one of the junctions.
If a dc bias current, Ibias, is applied to the SQUID, the output voltage will also be a
periodic function of . This voltage is the signal that is measured when the SQUID is
placed in a flux-locked loop. When the critical current of the SQUID is at a minimum,
the output voltage is at a maximum. If the bias current is chosen such that the SQUID's
output voltage is always less than V,,,rge, the voltage at which the I-V curves become
indistinct, the voltage modulation will be proportional to the critical current modulation,
to first order:
AV e cA, (2.96)2
100
.
I
It can be shown that L 2 is a good compromise between two effects which act to
reduce AV - the reduced depth of modulation at low PL and the lower shunt resistance
needed to keep the junctions non-hysteretic at high 13L [33].
By modulating the critical current of the SQUID's junctions, the ac drive flux, ac
stimulates an ac output voltage which can be detected using a synchronous detector, such
as a lock-in amplifier. The amplitude and spectrum of the ac output voltage depend on
the dc flux operating point of the SQUID, odc, which is given by:
cDdc = jfb + B + OTI = M 2 (I ) + I B + MlIout (2.97)
The dependence of the output voltage on Odc is best illustrated by two examples.
Fig. 2.30a shows the output voltage waveform that results from the ac drive flux when the
total dc flux is such that the SQUID is biased at a minimum of the V-4> transfer
characteristic. In the vicinity of the null, the V-¢ curve is even symmetric, so the output
voltage is a rectified version of the ac flux drive. Therefore, the dominant component of
the output voltage is at 2f,,,ac and the component at fac is at its minimum. Fig. 2.30b
shows the output voltage waveform that results when the total dc flux is such that the
0 1/4 1/2 3/4 1 /4o
0
(a) (b)
Figure 2.30 - Schematic SQUID voltage waveforms resulting from a small ac flux at differing dc fluxes.
(a) ?dc, = (n + 1/2)Do. (b) Od, = (n + 3/4)i,. The figures are from [33].
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SQUID is biased where the V-<> transfer characteristic is nearly linear. In this case, the
V-¢ curve is odd symmetric about the bias point, and the fundamental component of the
output voltage atf,,,ac is close to its maximum value.
In order to derive an analytic model of the SQUID, the nonlinearity of its V-<>
curve can be approximated as piecewise linear, as in [33], or as parabolic near its null.
Using the latter approximation and taking M,, = M12 gives:
V K (- nul )2 = K,(I-Inul )2 (2.98)
where (c and I are the flux and current applied to the SQUID, Onull and Inull are the flux
and current needed bias the SQUID at its minimum voltage, and the scale factors are
related by K = M,,K o. The total current can be written as the sum of ac and dc
components:
I = I,, sin 2nfD,ac + (Ib + I,, + IB) (2.99)
where IDac is the peak amplitude of the ac flux bias current.
If I<4 B = Inull, so that the SQUID is biased near a null in its V-<> curve, the output
voltage of the SQUID is approximately given by:
V = K(I,a sin 2foac + If + Iou,)2 (2.100)
This voltage contains components at dc, fac, and 2f,ac. The lock-in amplifier
demodulates and measures the component atfac, which is given by:
V(f,,ac) = 2KIac(Ifl + Iout )sin 2f,,c (2.101)
Thus, the SQUID can be modeled as a multiplier for small perturbations about the null.
The rms value of the fundamental component of the SQUID's output voltage is given by:
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V(fa )I. = 2J-KIc (Ib + ) (2.101)
The readout SQUID was designed to be tolerant to process variations. The
nominal critical currents of the Josephson junctions in the readout SQUID are Ic,,, = I12 =
250 A. These junctions are shunted with 0.77 Q resistors to attain a nominal
capacitance parameter of Pc = 0.5. The total loop inductance is approximately Lloop = 4
pH, giving L 6.1, as desired, and a modulation depth of Ic = 260 A. Since the
junctions are heavily shunted, roe = Rshunt and the maximum peak-to-peak output voltage
is 100 1tV, to first order. The mutual inductances are approximately M,, = M12 1 pH,
resulting in a 2 mA period for the SQUID threshold curves. The bias resistor is Rbiao = 20
Q. The details of the flux-locked loop instrumentation are given in the next chapter.
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3 - TIH Implementation and Test
3.1 - DSNAP Josephson Junction Process
The Josephson junction bridge T/H was fabricated at MIT Lincoln Laboratory
using the Dual-Dielectric Selective Niobium Anodization Process (DSNAP). A
description of the process can be found in [34]. DSNAP is an all-refractory trilayer
process that uses a 5-cm diameter silicon wafer as the substrate. The superconducting
wires and Josephson junction electrodes are sputtered niobium patterned by reactive ion
etching and plasma etching. Thermally evaporated SiO dielectrics patterned by liftoff
separate overlying Nb layers. The process also offers palladium-gold resistors patterned
by lift-off and thin-film capacitors. DSNAP has a validated minimum feature size of 3.5
gim and better than 1.5 gim mask alignment. The nominal critical current density can be
chosen in the range 400 - 4000 A/cm2.
The DSNAP process requires ten masks to define up to nine physical layers. The
ANOD mask determines which portions of a 30 nm Ta layer are anodized, and thus defines
the contacts to the superconducting Nb ground plane. Anodized areas grow to a 55 nm
thick Ta2O5 layer that serves as the dielectric for high-quality parallel-plate capacitors;
these capacitors are not required for the present design. The NBTA mask defines the
extent of the 150 nm Nb ground plane. Patterned ground plane serves as the bottom plate
of the capacitors as well as a flux shield below most superconducting circuits. The
ground plane vastly reduces the parasitic inductance of wires that are run over it. The
sIol mask defines cuts in the 200 nm first dielectric that allow the first metal layer to
make contact with the Nb ground plane. The JJ mask demarcates the anodization of the
counter electrode of the Nb-AlO-Nb trilayer that consists of a 250 nm base electrode, a
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-5 nm tunnel barrier, and a 35 nm counter electrode. The anodized counter electrode,
which bounds the active area of the junction, is niobium pentoxide.
The TRIL mask defines the islands of trilayer that serve as the Josephson junctions,
as well the first wiring layer. The PDAU mask defines the resistor layer, which consists of
100 nm of alloyed Pd-Au and 20 nm of Ti. The nominal sheet resistance of the resistors
is - 2.5 Q/O, but the contact resistance is not well characterized. The sIo2 mask defines
vias in the 350 nm second dielectric that allow the second metal layer to contact the base
electrode, counter electrode, or resistor layers. The CONT mask defines the areas where
contact will be made to the base electrode of the trilayer. A base electrode contact results
from the intersection of windows in the sIo2, JJ, and CONT masks. The NB2 mask defines
the 450 nm second niobium wiring layer. Finally, the TIAU layer defines the titanium-
gold pads which are patterned by liftoff.
Fig. 3.1 shows the schematic cross section of three structures in the DSNAP
process: a resistor, a ground contact, and a Josephson junction with its associated base
electrode contact. The vertical coordinate is greatly exaggerated to elucidate the layer
structure. Most circuit elements are fabricated over the ground plane. The specific
Josephson junction capacitance, which is simply the capacitance of the trilayer structure,
450 nm Nb
350 nm SiO
120 nm Pd/Au
200 nm SiO
55 nm Ta2O5
150 nm Nb
Si substrate
35 nm Nb
-5 nm AIO
250 nm Nb
I I I 
Ground Josephson Base Electrode
Resistor Contact Junction Contact
Figure 3.1 - Schematic cross section of the DSNAP process layer structure.
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is estimated to be 45 fF/gm2 . The specific capacitance between the first wiring layer and
the ground plane is 0.23 fF/gm2 and the specific capacitance of between the second
wiring layer and the ground plane is 0.087 fF/gm2. Therefore, for typical junction
geometry, the intrinsic junction capacitance will dominate the total shunt capacitance of
the junction.
The inductance of a superconducting microstrip line consisting of a
superconducting line over a superconducting ground plane can be approximated by
assuming that most of the magnetic energy is confined to the region between the
superconductors, giving [1]:
L= [h+, coth t, )+ ,2coth t2 (3.1)
W Li X2
where h is the spacing between the superconductors; 1, w, t, and X1 are the length, width,
thickness, and penetration depth, respectively, of the superconducting line; t2 and 2 are
the thickness and penetration depth of the superconducting ground plane; and K is a factor
of order unity that accounts for the fringe field. In general, Kc depends on the geometry of
the microstrip and can be calculated to first order using conformal mapping.
Alternatively, a numerical finite element analysis employing an energy-
minimization algorithm can be utilized to give a more accurate computation of the
inductance that accounts for edge effects [35]. For instance, this type of numerical
calculation yields an inductance per unit length for 5 gm wide lines of approximately 82
fH/gm and 132 f/gm in the first and second wiring layers, respectively. Most wires are
routed over the ground plane to minimize the parasitic inductance; trilayer is used for
lines that require the lowest inductance. However, since the two wiring layers have non-
negligible capacitance to ground, holes in the ground plane must be opened below wires
designed to serve as large, low-capacitance inductors.
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In the DSNAP process, the standard deviations of the two key process parameters,
critical current density and sheet resistance, were approximately 3% across the 5 cm
wafer. As was shown earlier, the short-range variations of these parameters directly
affect the mismatch errors of the T/H. The uniformity available in the DSNAP process is
consistent with about 5-bit accuracy since the current and resistance mismatches across a
single chip are expected to be better than across a wafer. Unfortunately, while DSNAP
offers adequate local device matching, its wafer to wafer variations are considerably
larger. The uncertainty of the absolute critical current is on the order of ±40% and the
uncertainty of the absolute sheet resistance is as large as 20% for large resistors.
Moreover, the total resistance of small junction shunt resistors is affected by contact
resistance, as noted earlier
3.2 - Chip Layout and Fabrication
The layout of the Josephson junction bridge T/H is contained in one chip of a
mask set having 21 usable chips of numerous designs. The T/H die has dimensions of
5.15 mm x 5.15 mm with a 3.95 mm x 3.95 mm usable area. The chip has 24 high-speed
pads interleaved with an equal number of ground pads. The chip is designed for flip-chip
mounting in an American Cryoprobe BCP-2 high-speed cryogenic probe that provides the
50 Q transitions between the coplanar waveguides on the chip and the coaxial
waveguides that interface with room-temperature test equipment. The probe's two
cylindrical ju-metal magnetic shields surround the superconducting chip. The BCP-2 is
specified to have less than 3 dB insertion loss at frequencies up to 15 GHz and better than
-33 dB worst-case crosstalk between adjacent lines in the 0 - 10 GHz band (better than
-27 dB in the 0 - 20 GHz band).
Fig. 3.2 shows a screen capture of the layout of the T/H chip. The chip contains
three small T/H cells, located at the corners of the die, that differ only in the size of the
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shunt resistors. Each circuit has six dedicated pins: two inputs, two biases, a clock, and
an output. In addition, four lines are shared by all three circuits. A SQUID feedback line
runs sequentially through the readout circuits of all three T/H's. Also, a SQUID bias line
and a signal ground line serve all three T/H's in parallel. The signal ground line provides
a clean reference for the external electronics that must measure the small SQUID output
voltages.
Figure 3.2 - Layout of the T/H chip.
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The NOM T/H cell is designed for the nominal process targets of J¢ = 1000 A/cm2
and 2.5 /l/O sheet resistance. The HIGH T/H cell is designed for a critical current of Jc =
1400 A/cm2 or a total resistance 20% higher than desired; its resistors are 20% lower than
the nominal resistors. The LOW T/H cell is designed for a critical current of Jc = 600
A/cm2 or a total resistance 20% lower than desired. The conservative nominal component
values chosen for the T/H design notwithstanding, the multiplicity of circuits improves
the likelihood that one of the three will operate as desired despite inaccurate modeling
and calculations or wide deviations of process parameters from their target values. The
resistors in the three designs were chosen so that the fractional return current, IR/I,, is
close to the target value for at least one of the T/H's. In retrospect, the areas of the
junctions should have been scaled as well, so that at least one of the circuits might have
close to the desired return current and input signal range.
Fig. 3.3 shows the layout of one of the T/H circuits. The clock is supplied via a
50 £2 coplanar transmission line that meets with two parallel 100 fQ resistors at the left
side of the T/H. Similarly, the 50 Q lines carrying the positive and negative inputs
contact the upper left and lower left corners of the T/H and drive their respective 50 Q
input resistors. The bias lines, each of which feeds a pair 100 Q bias resistors in parallel,
are connected to the top and bottom of the T/H. The 50 Q coplanar lines consist of a 30
gm wide line in a 68 gxm wide slot. The 50 g2 and 100 2L resistors are 5 gm wide. The
bias resistors convey the bias current to the four switching cells that comprise the
Josephson junction bridge. Each switching cell contains an 8x8 pgm2 shunted parallel
junction and an 8x12 gum2 shunted series junction. The 5 pxm length of the shunt
resistors, the minimum allowed in the process, favors compactness and low parasitics
over lower fractional uncertainty in length. A low-capacitance 100 pH inductor is
implemented as a pair of 9 gm wide Nb lines, each running over a 20 gm gap in the
109
ground plane. The hold loop is completed by a low-inductance loop running over the
ground plane that forms the primary of the readout SQUID.
The readout SQUID, located to the right of the T/H, is a standard cell common to
a number of designs on the mask set containing the T/H layout. Thus, a small amount of
wiring is needed to couple it to the hold inductor of the T/H. The SQUID consists of two
5x5 jgm2 shunted junctions at the bottom of the SQUID cell and a rectangular loop
inductance into which flux is coupled by two symmetric transformers with horseshoe-
shaped inductors. The external SQUID feedback and bias fluxes are supplied via the
transformer terminals on the right side of the SQUID. The SQUID bias current is applied
via the bias resistor in the upper right corner of the SQUID cell and the output is taken via
the output line at the top of the SQUID cell. The total cell area, to the edges of the
coplanar waveguides, is 400x400 gm 2.
Figure 3.3 - Layout of a T/H circuit.
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Fig. 3.4 shows the completed T/H chip. Three DSNAP wafers, each containing
one such T/H chip, were fabricated at Lincoln Laboratory. The measured critical currents
were in the range Jc = 600 - 800 A/cm2. The sheet resistance was close to the target
value of 2.5 CI/O, so the large input, clock, and bias resistors were within 5% of their
nominal values. However, the small junction shunt resistors were 20 - 25% higher than
expected due to contact resistance and lithographic error. Unfortunately, a gross mask
defect rendered the LOW T/H cell useless on all three wafers. The experimental results
presented in the following sections are taken from the HIGH T/H on the chip having the
Figure 3.4 - Micrograph of the complete T/H chip.
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highest critical current, J¢ = 800 A/cm2, because the NOM T/H on that chip was not
functional. The qualitative behavior of the T/H's on the lower Jc chips was similar, but
the reduced critical current resulted in a smaller input signal range.
3.3 - SQUID Readout Electronics
The flux-locked loop used to measure the quasi-static output current of the T/H is
similar to that described in [33]. Fig. 3.5 is a block diagram of the flux-locked loop. As
demonstrated earlier, the SQUID, when biased at a null, is effectively a multiplier whose
fundamental output voltage is proportional to the sum of its input currents, (I,lb + Iout).
Although the SQUID effectively multiplies the ac flux bias, I,,ac, by the sum of the input
currents, in practice I,,ac is simply added to the feedback current. Fig. 3.5 uses a solid line
to indicate the physical connection of I,,ac to the SQUID and a dashed line to indicate the
operational connection.
The lock-in amplifier acts as a mixer whose output at baseband measures the net
Figure 3.5 - Block diagram of the flux-locked loop circuit used to measure the output current of the T/H.
Physically, the ac flux bias, Ipac, is an additive input to the SQUID, as shown by the solid connection.
However, in this synchronous detection scheme, its net effect is multiplicative, as indicated by the dashed
connection.
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flux (or current) deviation from the null. The simplified model of the lock-in shown in
Fig. 3.5 does not include the band-pass filter preceding the multiplier that attenuates
harmonics of the ac drive at the frequency fac. Also omitted is the lock-in's integrated
digital loop filter that follows the multiplier. In the present implementation, this filter is
bypassed in favor of a separate analog filter and amplifier because the latency of the
digital filter gives rise to poor loop stability. The loop filter attenuates modulation
harmonics and reduces the noise bandwidth of the measured output signal, V . The
filter also determines the dynamics of the flux-locked loop.
The flux-locked loop is completed by feeding back, with the appropriate sign, the
output of the lock-in amplifier via a resistor to generate Ij. The negative feedback and
large loop gain drive the error (i.e., the magnitude of the SQUID output at the drive
frequency) towards zero, forcing the SQUID to operate near its null. If M1, = M,2, the
feedback current will be the negative of the output current of the T/H, to within the error
of the flux-locked loop. Thus, the output current of the T/H can be measured by reading
the feedback voltage, Vo.
The closed-loop transfer function of the flux-locked loop is given by:
Vlo = -Gn - (3.2)
I,,. 1- LT- ' (s)
where the loop transmission, LT(s), is given by:
LT(s) = -Ge,,AJA2(s)(4I,c,,K,) (3.3)
Since both ends of the feedback line on the T/H chip are available as external
connections, the sign of the loop transmission is easily selected by appropriately choosing
the direction of positive current flow. If LT(s) >> 1, the fractional loop error, defined as
the fractional deviation from a transresistance of -G,fb, is approximately given by:
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Iout
The loop filter is a first-order low-pass filter with gain, whose transfer function is given
by:
A, (s) A2(3.5)
Trloops +1
where 'loop is the loop filter time constant.
The SQUID is excited with an ac bias at f,ac = 10 kHz with an amplitude of I,,,ac =
1.00 mA. It is biased at Ibis = 0.36 mA; at this bias point the measured SQUID
parabolicity is K, = 0.07 mV/mA2 . The feedback resistor is Gb- 1 = 1.00 KU, so that Iout
= 1 mA results in Vfb = -1 V. The sensitivity of the lock-in is set to produce a 10 V
output for a 100 gV rms input, giving a gain of A1 = 105 V/V. The dc gain of the loop
filter is set to 200 V/V. Therefore, the dc loop transmission is LT(O) = -2000 and the
magnitude of the fractional loop error is 0.05%. The loop gain is sufficiently large that
the mismatch between the SQUID's mutual inductances, Ml and M12, would likely
dominate the overall gain error of the flux-locked loop.
Since the purpose of the flux locked loop is to obtain dc measurements of the
output current of the T/H, the loop time constant may be chosen to give a loop crossover
frequency well below frequencies where the dynamics of the lock-in or other parasitic
poles or delays become important. The loop time constant was chosen to give a crossover
frequency about 500 Hz. As a result, the loop response would appear to be nearly
instantaneous for manual quasi-static measurements. In practice, the flux-locked loop
was capable of about 1 gA resolution and repeatability over a signal range of +1 mA.
Thus the instrumentation resolution was an order of magnitude better than the resolution
of the device under test, the T/H.
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3.4- Low-Frequency Characterization:
This section presents the low-speed test results of the T/H. For these tests, the
input to the T/H was a balanced dc current. A switched dc power supply and a fast pulse
generator were used as clock sources. As noted earlier, these measurements were taken
from a HIGH T/H on a chip having a critical current of about Jc = 800 A/cm2 (chip
CT3B8-D4). The average critical current of the parallel junctions, determined by
examining the I-V curve resulting from driving the T/H's two external bias pins in parallel
and observing the voltage developed at the clock pin, was close to 500 gA. This value is
about 22% below the 640 gA target.
The T/H's bias currents were chosen to achieve the minimum required parallel
junction overdrive, resulting in a wide input signal range without compromising the
isolation of the bridge. Also, since the I-V curves of the parallel junctions contained
some fine structure, the bias current was adjusted so that these junctions would operate
near a point where the I-V curves were smooth. For the T/H described below, a bias
current of about 630 gA per parallel junction (1.25 mA per bias line), corresponding to
25% parallel junction overdrive, satisfied the preceding criteria. Some T/H's on other
chips operated best at 35% or more overdrive.
Fig. 3.6 shows the dc tracking performance of the T/H obtained by stepping the
input current in 10 tA increments and measuring the output of the flux-locked loop. The
offset of the T/H and SQUID were nulled prior to performing this test. The slope of the
line that is least-squares fitted to the measured data is 0.99 gA/xA. The deviation from
unity gain may be due to either the T/H or the readout SQUID. The output of the T/H's
SQUID readout does not strictly follow the input, but contains a small, periodic error
component with an rms value of about 5.5 gA and a period of about 190 tA in this case.
The magnitude and periodicity of this error vary depending on the conditions under which
the chip is cooled. Errors as low as about 1 pgA rms, close to the measurement accuracy
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Figure 3.6 - Measured dc tracking performance of the TIH. The gain of the best-fit straight line is 0.99 gA/
gA. The data were taken from the HIGH T/H on chip CT3B-D4.
of the flux locked loop, have been observed, showing that the error is not fundamental to
the T/H itself. Since the error fluctuates between cool-downs, it may be due to the
influence of flux trapped during the cooling process. However, it is difficult to
consistently reduce the error to the 1 gA level.
The maximum dc input current that the T/H could track is less than 700 RA, more
than adequate to support any achievable sampled current. The ratio of serial junction to
parallel junction critical currents appears to be lower than expected, as the maximum
input current is less than the value of about 750 jtA expected from the measured parallel
junction critical current and the drawn ratio of junction areas. This observation is
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qualitatively consistent with the fact that the necessary parallel junction overdrive was
lower than expected.
Fig. 3.7 shows the response of the T/H in hold mode. The data points are
obtained by connecting the clock to -2.5 mA dc current source with no input applied and
observing the output of the flux locked loop while sweeping the input current. The dc
offset is 37 gA and the hold-mode gain is +8.5 ,uA/mA. The hold-mode gain is
independent of bias conditions and is close to 1% for a number of T/H's. The nonzero
hold-mode gain is not intrinsic to the T/H, but is apparently due to direct magnetic
coupling from the input to the readout SQUID. This phenomenon is not well understood,
as the superconducting ground plane should prevent flux penetration in the readout
SQUID. However, coupling on the order of 1% between numerous dc signal lines and
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Figure 3.7 - Measured hold-mode response of the T/H.
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the SQUID has been observed in other circuits fabricated in the DSNAP process using the
same SQUID. The source of the observed feedthrough in hold mode is not the same as
the small negative hold-mode gain seen in the simulations of the T/H. Regardless of the
source, the feedthrough is not unacceptable, as it contributes less than 3 gA to the output
current over the entire + 320 gA input range of the T/H.
Similarly, the nonzero dc offset is due, at least in part, to direct coupling from the
clock to the readout SQUID. Some offset attributable to component mismatches in the
T/H itself is expected. However, the observed offset does not always correspond to an
integer number of flux quanta in the hold loop, as would be true of any sampled dc offset
resulting only from the T/H. Rather, the offset also depends on the sign and amplitude of
the clock current; the bias currents have a similar effect. In summary, the measured hold-
mode performance of the T/H is limited by feedthrough extrinsic to the T/H itself. Since
the clock feedthrough is only a dc offset, it does not affect the linearity of the T/H. The
37 A offset due to clock feedthrough is subtracted from the measured data in the
following figures.
Fig. 3.8 shows the dc sampling response curve of the T/H as well as a straight line
fitted to the data to minimize the rms error over the +320 PA input range. A manual
switch and a -2.5 mA dc current source served as the clock for this test. The
experimental sampling response in Fig. 3.8 in should be compared with the simulated
response in Fig. 2.10. The measured maximum and minimum sampled values are +425
jIA and -404 jiA, respectively. Thus, the maximum sampled output current is about 81%
of Ic,p. For comparison, Fig. 2.13 shows that the maximum sampled output current
predicted by simulation is 90% of Ic,p. For input currents exceeding about 400 A in
magnitude, the T/H is susceptible to occasional errors that give sampled output currents
differing from those indicated in Fig. 3.8.
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Since the reduced accuracy at the extremes of its usable input range was
anticipated, the T/H is specified for operation over the restricted input range of ±320 gA.
The straight line fit in Fig. 3.8 is chosen to minimize the rms error over this range. The
offset is 10.6 gA and the gain is 0.947 A/gA, in good agreement with the gains required
to fit a straight line to the simulated quasi-static sampling response of the T/H. Over the
input range of +320 tA, the output of the T/H has 33 levels which are spread nearly
uniformly between -300 A and +308 tA. Thus, the T/H achieves 5-bit nominal
resolution, as desired. The mean LSB size is 19.0 gA, from which an effective hold
inductance of L2 = 109 pH can be inferred. This value of hold inductance is consistent
with the 100 pH hold inductor structure in series with the parasitic wiring inductance of
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Figure 3.8 - Measured dc sampling response curve of the T/H with a slow step clock. The clock
feedthrough is subtracted from the data. The gain is of the straight line, fitted to minimize the rms error
over the input range of ±320 gIA, is 0.947 gA/,tA. The data are taken from the HIGH T/H on chip CT3B-
D4.
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the SQUID readout. The rms sampling error over the ±320 RA input range is 6.86 gA,
yielding 4.7 effective bits of dc resolution at a 19.0 gA LSB size, in good agreement with
the simulated values shown in Fig. 2.26, which are close to 4.5 effective bits for RshP <
0.75 Q.
Fig. 3.9 shows another dc sampling response curve of the T/H with a straight line
fitted to the data to minimize the rms error over the +320 gA input range. In this case,
the clock source was a fast pulse generator that produced a single 10 ns wide, 2.5 mA
sampling pulse offset by -2.5 mA. The 90% - 10% fall time of the sampling edge was
120 ps. With this clock scheme, the T/H is kept in hold mode except during the short
interval during which the clock pulse is high. Again, the T/H could generate a sampled
500
400
300
200
100
0
'5
0
-100
-200
-300
-400
-500
-500 -400 -300 -200 -100 0 100 200 300 400 500
lin (uA)
Figure 3.9 - Measured dc sampling response curve of the T/H with a 10 ns sampling pulse. The clock
feedthrough is subtracted from the data. The gain is of the straight line, fitted to minimize the rms error
over the input range of +320 gA, is 0.922 gA/gA. The data are taken from the HIGH T/H on chip CT3B-
D4.
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current no larger than about 400 gA in amplitude. The straight line fit in Fig. 3.9 is again
chosen to minimize the rms error over the input range of +320 RA. The offset of this line
is 8.2 gA and its gain is 0.922 gA/gA, in good agreement with the results for a much
slower clock. Due to the slightly lower gain in this case, the T/H has only 32 levels
spread nearly uniformly between -283 gA and +306 gA over an input range of ±320 gA.
The mean LSB size is 19.1 gA, in very good agreement with the result using a slow
clock. The sampling error over the ±320 gA input range is 8.33 gA rms, corresponding
to 4.5 effective bits of dc resolution at a 19.1 gA LSB size, again in good agreement with
the effective dc resolution predicted by simulation.
In summary, the measured performance of the T/H with dc inputs agrees well both
qualitatively and quantitatively with that predicted by simulation. The principal observed
anomalies, clock and input signal feedthrough, are extrinsic to the T/H. In any case, the
magnitude and nature of these anomalous effects are such that they do not affect the key
dc specifications of the T/H, its input signal range and its accuracy.
3.5 -High-Frequency Characterization:
This section presents the high-speed test results of the T/H. For these tests, the
input to the T/H was a balanced dc current or a balanced sinusoidal current. A fast pulse
generator, synchronized to the input, acted as the clock source for all of these tests.
Since the flux locked loop lacked the capability to measure the output of the T/H
at speed, the acquisition time of the T/H was determined by measuring the sampled
current generated by the T/H for a full-scale change in held current for varying sample
pulse widths. Fig. 3.10 shows the T/H's response as the circuit, initially holding a sample
of zero, is briefly subjected to a dc input of 320 gA. The abscissa is the measured full-
width at half-maximum (FWHM) of the sampling pulse. The rise time of the sampling
pulse is 60 ps and the fall time is 120 ps. When the sampling pulse width is less than
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Figure 3.10 - Measured T/H acquisition transient with a 320 A change in held current. The clock
feedthrough is subtracted from the data which are taken from the HIGH T/H on chip CT3B-D4.
about 100 ps, the pulse does not attain its full amplitude, so the T/H cannot begin to
acquire the new input before it is commanded to return to hold mode. For increasing
sampling pulse widths, the output of the T/H captures a progressively more accurate
sample of the input current.
The data points, which represent the averages of five samples taken at each value
of pulse width, lie close to the exponential curve fitted to the data. The time constant of
the exponential curve is 130 ps, corresponding to a half-power acquisition bandwidth of
1.2 GHz, and its final value is 300 gA, in agreement with the measured dc gain of the
T/H. The 10% - 90% acquisition rise time is 290 ps. The linear acquisition time to 5-bit
accuracy is 450 ps; since the rise and fall times of the sampling pulse are nonzero, the
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total acquisition time to 5-bit accuracy is 550 ps. The measured linear acquisition time is
275 ps less than the value obtained from the simulation of the T/H using the target
component values. The measurement of the linear acquisition time is not very accurate
because the rise and fall times of the sampling pulse are a large fraction of the pulse
width. Nevertheless, the real T/H should be faster than the nominal design because the
shunt resistance across the parallel junctions is higher and the bias current overdrive is
lower. This improvement in acquisition speed is mitigated to some extent by the longer
rise and fall times of the sampling clock. If the T/H were driven with a clock having
similar rise and fall times, but with a 50% duty cycle, its sampling rate would be over 900
MS/s.
Fig. 3.11 shows a block diagram of the high-speed test setup. The master clock is
the frequency synthesizer that produces a variable-frequency sinusoidal output phase-
locked to a 10 MHz reference. The sinusoidal output is passed through a continuously
variable delay line that allows the phase of the sine to be adjusted with respect to the
reference and subsequently through a 2 GHz bandwidth hybrid that develops the
complementary sinusoidal outputs that drive the inputs of the T/H. The entire sinusoidal
signal path is calibrated at each frequency to correct for the amplitude variation of the
Figure 3.11 - Block diagram of the instrument configuration used to test the T/H with high-speed sine
inputs.
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oscillator's output and the frequency response of the hybrid. The frequency of the
reference is divided by 1000 using a digital counter in order to bring the reference
frequency within the lock range of the pulse generator which is triggered on the 10 kHz
reference. The output of the pulse generator is inhibited except when commanded by a
one-shot pulse generator to produce a single pulse with a fixed phase relationship to the
10 kHz reference, and hence with respect to the sinusoidal input. The pulse generator
also allows its output to be delayed from 0 - 63 ns in nominal 1 ns steps. This feature is
utilized with low-frequency inputs to the T/H to capture up to 64 samples of the input at
different effective sampling times. The actual delays, which differ by as much as 800 ps
from nominal, are measured to about 10 ps accuracy and used to calculate the relative
position of the sampling pulse with respect to the sinusoidal input. For input frequencies
above 800 MHz, the 1.5 ns delay line in the sine wave signal path is used to sweep the
pulse across the sine wave in 50 ps increments of equivalent time.
Fig. 3.12 shows the measured sampling performance of the T/H with a 50 MHz,
320 A peak sinusoidal input. The data points, shown as triangles, are single output
samples, rather than the average of many samples. Repeated samples taken at one value
of delay generally agree to about 1 LSB. The curve fitted to the data has an amplitude of
283 [gA and an offset of 6.1 gA. The output samples lie close to the fitted curve, with an
rms error of 12.6 gA. The largest deviations occur near the peaks and troughs of the sine
wave. This behavior is expected since the accuracy of the T/H degrades at the extremes
of its input range.
Fig. 3.13 shows the measured sampling performance of the T/H with a faster 800
MHz, 320 gA sinusoidal input. The curve fitted to the data has an amplitude of 211 tA
and an offset of 2.0 gA. Again, the output samples lie close to the fitted curve, but the
error is only 9.5 gA rms. The T/H can more accurately sample the input at this higher
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frequency since the amplitude of the its output is lower, in agreement with the
simulations of the circuit.
Measurements of the type used to generate Fig. 3.12 and Fig. 3.13 were repeated
for a range of frequencies from 20 MHz to 1.2 GHz. Fig. 3.14 shows the amplitude of the
best-fit sine vs. input frequency for these measurements as well as a fitted first-order
frequency response. The fitted curve has a dc amplitude of 280 gA, corresponding to a
gain of 0.88 gA/gA, and a half-power bandwidth of 900 MHz. Clearly, the frequency
response of the T/H closely follows the expected first-order dependence. The small
difference between the dc gain inferred from these measurements and the direct
measurement of the dc transfer function of the T/H may be due to an error in the
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Figure 3.12 - Measured sampling performance of the T/H with a 50 MHz, 640 gA p-p, sinusoidal input.
The output samples are shown as triangles; the solid curve is an offset sine, fitted to the sampled data so as
to minimize the rms error. The sampling pulse width is 10 ns. The clock feedthrough is subtracted from the
data which are taken from the HIGH T/H on chip CT3B-D4.
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measurement of the ac inputs to the T/H or slight variations in the output impedance and
phase accuracy of the hybrid.
The measured half-power sampling bandwidth of the T/H is 15% higher than that
obtained from simulations of the T/H using the target component values. This result is
not surprising, since the junction shunt resistors were some 20% higher than the target
value. The tracking bandwidth of the T/H cannot be measured directly, but it should be
close to the 900 MHz sampling bandwidth.
Fig. 3.15 shows the signal-to-noise ratio and effective bit-resolution of the T/H vs.
frequency. The SNR and ENOB are extracted from the measured sampling response of
the T/H with sinusoidal inputs. This figure should be compared with the simulated data
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Figure 3.13 - Measured sampling performance of the T/H with an 800 MHz, 640 gA p-p, sinusoidal input.
The output samples are shown as triangles; the solid curve is an offset sine, fitted to the sampled data so as
to minimize the rms error. The sampling pulse width is 10 ns. The clock feedthrough is subtracted from the
data which are taken from the HIGH T/H on chip CT3B-D4.
126
shown in Fig. 2.25.
Over the frequency range where both measured and simulated data are available,
the measured SNR is about 3 dB worse than the SNR determined from simulation of the
T/H using the target component values. Measurement noise, including additive noise in
the input signal path as well as jitter and errors in measuring the delay paths, may
contribute to the apparent disparity. However the reduced accuracy is also due to the low
critical current of the fabricated T/H. The reduced J results in a reduced sampling
accuracy over a given input signal range and leads to a lower best-fit gain. The reduced
sampling accuracy at the limits of the input signal range increases the sampling noise; this
effect is most noticeable near the peaks and troughs of a full-scale input sine, as seen in
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Figure 3.14 - Magnitude of the best-fit T/H output vs. frequency with a full-scale sine wave input. A first-
order frequency response curve is fitted to the data. The sampling pulse width is 10 ns and the data are
taken from sine-fit measurements performed on the HIGH T/H on chip CT3B-D4.
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Figure 3.15 - Measured SNR and ENOB of the T/H vs. frequency. The sampling pulse width is 10 ns and
the data are taken from sine-fit measurements performed on the HIGH T/H on chip CT3B-D4.
Fig. 3.12. The lower gain reduces the output signal power, as evidenced in Fig. 3.14.
Table 3.1 compares the measured performance of the T/H to that predicted from
the simulation of the T/H using the target component values. The sampling rate is
inferred from the acquisition time, assuming a 50% duty cycle sampling clock. The
measured bit-resolution at 1 GHz is taken to be the mean of the values at 0.8 GHz and 1.2
GHz. The measured effective dc resolution cited in Table 3.1 is that obtained using a
pulsed clock. Overall, the real T/H was 15% - 25% faster than simulation because of the
larger shunt resistance. However, the real T/H had a smaller input signal range and was
also less accurate because critical current was below target.
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Table 3.1 - Measured and Simulated Performance of the Josephson Junction Bridge T/H
Parameter
Maximum full-scale input current
Operating input current range
Current step size (LSB weight)
Nominal resolution
Effective dc resolution
Tracking half-power bandwidth
Acquisition time (5-bits)
Maximum sampling rate (5-bits)
Sampling half-power bandwidth
Effective resolution (1 GHz)
Measured Value
IFS= 400 gA
-320 gA - +320 gA
Istep = 19.0 gA
N = 5 bits
ENOB (dc) = 4.5 bits
ftrack = 900 MHz
550 ps
900 MS/s
fsamp = 900 MHz
ENOB = 3.5 bits
Simulated Value
IFs = 585 A
-320 gA - +320 gA
Istep = 20.0 gA
N = 5 bits
ENOB (dc) = 4.6 bits
ftrack = 750 MHz
725 ps
690 MS/s
famp = 785 MHz
ENOB = 4.1 bits
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4- Conclusion
The Josephson junction bridge is a novel topology for implementing the current
switch of a true track and hold circuit in a superconductive device technology. An
important technique exploited by the bridge is its use of a common-mode clock current to
control a Josephson junction circuit that modulates a differential signal current. Since the
T/H captures current samples in a superconducting loop, its hold time is infinite.
Moreover, the fast switching speed of the Josephson junctions that comprise the bridge
allows the T/H to rapidly switch between track mode and hold mode. However, the
acquisition time, as well as the tracking and sampling bandwidths of the T/H are limited
by the classical LIR time constant of the hold inductor and the resistance of the parallel
Josephson junctions of the bridge in track mode. An analysis of the acquisition dynamics
that take place as the T/H switches from track mode to hold mode shows that the shunt
resistance of the parallel junctions must be made small for these junctions to have a large
return current so that the T/H will have a large input signal range. The resolution of the
T/H is limited by flux quantization in the superconducting hold loop. Therefore, there is
a tradeoff between resolution and speed in the design of the T/H.
In order to facilitate testing of the T/H, it was designed for moderate speed and
dynamic range. Since the circuit's principle of operation was untested, the design
parameters were chosen conservatively to maximize the tolerances to process spreads. In
particular, in anticipation of high resistance spreads in the sub-square regime, the parallel
junctions were excessively shunted by roughly twice the conductance needed to achieve
the specified input signal range. In the same process, a more aggressive design should
have roughly twice the bandwidth of the present design with comparable dynamic range.
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The T/H was fabricated at MIT Lincoln Laboratory in the Dual-dielectric
Selective Niobium Anodization Process (DSNAP) using conservative 5 gm minimum
geometry and 1000 A/cm2 critical current density. Since, in this regime of critical current
and barrier thickness, the critical current depends exponentially on the barrier thickness
while the capacitance depends only inversely linearly, the capacitance of a Josephson
junction having a given critical current decreases approximately inversely linearly with
increasing critical current density. The shunt resistance needed to achieve a given return
current to critical current ratio increases approximately as the square root of the critical
current density. Therefore, at a given resolution (roughly determined by the product of
the hold inductance and the critical current of the parallel junctions), the shunt resistance
of the parallel junctions (and hence the bandwidth of the T/H) can be doubled by
increasing the critical current density of the Josephson junctions in which the T/H is
fabricated by about a factor of four.
Another approach to improving the speed of the T/H is to replace each of the
shunted parallel junctions with a stack of N shunted junctions as reported in [29]. The
total resistance of the stack is increased by a factor of N, but the return current of each
junction is not reduced. Unfortunately, in preliminary simulations of the T/H using
stacked junctions, the increase in bandwidth has been accompanied by a degradation of
resolution.
Experiments confirmed the theory of operation of T/H within the limitations of
the test equipment, readout circuit, and process variations. The measured performance of
the T/H agreed well, both qualitatively and quantitatively, with that predicted by
calculations and simulations. The flux-locked loop SQUID readout provided high-
precision measurements of the T/H's output current, but severely limited the speed at
which the output current could be measured. Nevertheless, experiments unambiguously
verified the characteristics of the T/H for single-shot sampling of high-speed input
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signals. Using an on-chip superconducting sampler in a subsequent design would allow
the high-speed transient dynamics of the T/H to be studied for repetitive sampling of
constant or periodic inputs.
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